Synthesis and Optimization under Physical Hierarchy

This project investigates novel synthesis algorithms under a given physical hierarchy for early interconnect planning in nanometer technologies. Sponsored by SRC.

Sub-projects:

• Interconnect-Driven Layout Synthesis for Performance and Power Optimization
• Performance and Power Optimization in VLSI Layout