Interconnect-Driven Layout Synthesis for Performance and Power Optimization

Project status: 
completed
Faculty: 

Interconnect-Driven Layout Synthesis for Performance and Power Optimization. Sponsored by Intel Corp.