VAST lab at UCLA

The VAST lab at UCLA investigates cutting-edge research topics at the intersection of VLSI technologies, design automation,  architecture and compiler optimization at multiple scales, from micro-architecture building blocks,  to heterogeneous compute nodes, and scalable data centers.  Current focuses include architecture and design automation for emerging technologies, customizable domain-specific computing with applications to multiple domains, such as imaging processing, bioinformatics, data mining and machine learning.

Latest News

July 17, 2014 | 0 comments

In partnership with Intel Corporation, NSF announced the first InTrans award of $3 million to a team of researchers led by Professor Jason Cong who are designing customizable, domain-specific computing technologies for use in healthcare. The...

February 19, 2014 | 0 comments

In the Xilinx Emerging Technology Symposium (ETS) on Feburary 13rd, 2014, the UCLA team led by Professor Jason Cong are invited to demo FPGA acceleration on a 3-D medical imaging pipeline and an end-to-end system level automation flow called ...

October 12, 2013 | 0 comments

Professor Jason Cong has been selected as the keynote speaker at the 31st IEEE International Conference on Computer Design (ICCD). Jason's speech, entitled "Computing Beyond Processors", was presented on October 8th, 2013.

Latest Publications

[PDF]: Better-Than-Worst-Case Design: Progress and Opportunities
Journal publication
Jason Cong, Henry Duwe, Rakesh Kumar, and Sen Li
Accelerator-Rich Architectures: Opportunities and Progresses
Conference publication
Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Karthik Gururaj, Glenn Reinman
[PDF]: GRT: A Reconfigurable SDR Platform with High Performance and Usability
Conference publication
T. Wang, G. Sun, J. Chen, J. Gong, H. Wu, X. Li, S. Lu and J. Cong
Architecture Support for Domain-Specific Accelerator-Rich CMPs
Journal publication
J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, G. Reinman
[PDF]: High-Speed mm-Wave Data-Link Based on Hollow Plastic Cable and CMOS Transceiver
Journal publication
Y. Kim, L. Nan, J. Cong, M-C.F. Chang
[PDF]: A Fully Pipelined and Dynamically Composable Architecture of CGRA
Conference publication
Jason Cong, Hui Huang, Chiyuan Ma, Bingjun Xiao and Peipei Zhou
[PDF]: FPGA Implementation of EM Algorithm for 3D CT Reconstruction
Conference publication
Young-kyu Choi, Jason Cong, and Di Wu
[PDF]: An Efficient Design and Implementation of LSM-Tree based Key-Value Store on Open-Channel SSD
Conference publication
J.Cong, S. Jiang, S. Lin, J. Ouyang, G. Sun, P. Wang, C. Zhang
[PDF]: From Design to Design Automation
Conference publication
Jason Cong

Our Projects

Single event upsets (SEUs) are a source of concern for correct operation of CMOS circuits. The severity of the problem is increased as the transistor size and supply voltage decrease. In the traditional or numerical notion of correctness, every output has to be correct to the last bit. However...

Reconfigurable computing combines the flexibility of software along with the high performance of hardware and exhibits many advantages including flexibility, reduced time-to-market, lower system costs, and capability of adding new features. However, there are a number of drawbacks associated...

In this paper we introduce a novel FPGA architecture with RRAM-based programmable interconnects (FPGA-RPI). Programmable interconnects are the dominant part of FPGA. We use RRAMs to build programmable interconnects, and we optimize their structures by exploiting opportunities that emerge in...

With the increasing of the system complexity, the needs of system level design automation becomes more and more urgent. The maturity of high-level synthesis pushes the desgin abstraction from register-transfer level (RTL) to software programming language like C/C++. However, the state-of-art...

http://www.cdsc.ucla.edu

To meet ever-increasing computing needs and overcome power density limitations, the computing industry has entered theera of parallelization, with tens to hundreds of computing cores integrated into a single...

Software Releases

CMOST is a system-level design automation framework for FPGA. The main features are:

  • Analyze and extract...

PolyOpt/HLS is a polyhedral loop optimization framework dedicated to data reuse optimization for High-Level Synthesis, integrated in the ROSE compiler. The main features are:

  • Automatic extraction of regions that can be optimized in the polyhedral model
  • Full support of PoCC...

The xPilot Team:

  • Professor Jason Cong
  • Researchers: Deming Chen, Yiping Fan, Guoling Han, Wei Jiang, Bin Liu, Junjuan Xu, Zhiru Zhang

...