Towards a Comprehensive Benchmark for High-Level Synthesis Targeted to FPGAs