Multi-level Placement for Large-Scale Mixed-Size IC Designs