A Metric for Layout-Friendly Microarchitecture Optimization in High-Level Synthesis