A Comprehensive Automated Exploration Framework for Systolic Array Designs