Simultaneous Logic Decomposition with Technology Mapping in FPGA Designs