A Robust Detailed Placement for Mixed-Size IC Designs