Structural Gate Decomposition for Depth-Optimal Technology in LUT-based FPGA Designs