Performance-driven Mapping for CPLD Architectures