Performance-Driven Interconnect Design Based on Distributed RC Delay Model