Optimality Study of Logic Synthesis for LUT-Based FPGAs