On Nominal Delay Minimization in LUT-Based FPGA Technology Mapping