A New Formulation of Yield Enhancement Problems for Reconfigurable Chips