Maximal Reduction of Lookup-Table Based FPGAs