Interconnect Synthesis of Heterogeneous Accelerators in a Shared Memory Architecture