Interconnect Layout Optimization Under Higher-Order RLC Model