An Improved Graph-Based FPGA Technology Mapping Algorithm For Delay Optimization