An Efficient Technique for Device and Interconnect Optimization in Deep Submicron Designs