Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs