On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping