Architecture and Synthesis for On-Chip Multi-Cycle Communication