FLASH: Fast, Parallel, and Accurate Simulator for HLS

Young-kyu Choi, Member, IEEE, Yuze Chi, Jie Wang, and Jason Cong, Fellow, IEEE

Abstract—A large semantic gap between a high-level synthesis (HLS) design and a low-level RTL simulation environment often creates a barrier for those who are not FPGA experts. Moreover, such a low-level simulation takes a long time to complete. Software HLS simulators can help bridge this gap and accelerate the simulation process; but their shortcoming is that they do not provide performance estimation. To make matters worse, we found that the current FPGA HLS commercial software simulators sometimes produce incorrect results. In order to solve these performance estimation and correctness problems while maintaining the high speed of software simulators, this paper proposes a new HLS simulation flow named FLASH. The main idea behind the proposed flow is to extract scheduling information from the HLS tool and automatically construct an equivalent cycle-accurate simulation model while preserving C semantics. Experimental results show that FLASH runs three orders of magnitude faster than the RTL simulation.

Index Terms—Simulation acceleration, high-level synthesis, field-programmable gate array, source-to-source transformation.

I. INTRODUCTION

ALTHOUGH the field-programmable gate array (FPGA) has many promising features that include power-efficiency and reconfigurability, the low-level programming environment makes it difficult for programmers to use the platform. In order to solve this problem, many high-level synthesis (HLS) tools such as Xilinx Vivado HLS [1], [2] and Intel OpenCL HLS [3] have been released. These tools allow programmers to design FPGA applications with high-level languages such as C or OpenCL. This trend is reinforced by recent efforts on FPGA programming with languages of higher abstraction—such as Spark or Halide [4]–[6].

Even though such progress has been made on the design automation side, a large semantic gap still exists on the simulation side. Programmers often need to use low-level register-transfer level (RTL) simulators (e.g., ModelSim [7], NCSim [8], or VCS [9]) or on-board emulators (e.g., Zebu [10]) and try to map the result back to HLS. The result is often incomprehensible to those who are not FPGA experts. Moreover, low-level RTL simulation takes a very long time. Some work has been done to automate hardware probe insertion from the HLS source file [11]–[17], but this work requires regeneration of the FPGA bitstream if there is a change in the debugging point. The turnaround time is often in hours. On-board emulators also have a similar problem and require a long time for the bitstream generation.

These problems can be partially solved by the software-based simulators provided by HLS tools. The HLS software simulators compile the C or OpenCL source code for native execution on the host machine. It takes little time to reconfigure the debugging points, and no semantic gap exists between the simulation and the design. However, a well-known shortcoming of these simulators is that most of them do not provide performance estimation. In addition, we found a critical deficiency—they sometimes provide incorrect results.

An example can be found in the molecular dynamics simulation [18] (Fig. 1). Multiple distance processing elements (Dist PEs) filter out faraway molecules above threshold and send them to Force PE. The pruned molecules create a bubble (empty data) in the FIFO, and Force PE processes only the valid data (after non-blocking read) in the order they are received from any of the FIFOs. However, if the modules are instantiated in the order of (Dist PE1, PE2, . . . Force PE) in the source file, Vivado HLS software simulator finishes the simulation of Dist PE1 first, followed by Dist PE2, and so on. As a result, by the time the Force PE is simulated, the bubbles in the FIFOs are completely removed, and the Force PE output ordering can be entirely different from the RTL simulation. If one is trying to quickly trace the source of a problem that was observed in the output of an RTL simulation, the person will not be able to reproduce the problematic state in the software simulation.

Another problematic example can be found in the artificial deadlock situation [19], which occurs when the depth of the FIFO is smaller than the latency difference among modules (details in Section III-B). The issue is that the HLS software simulator cannot detect the deadlock situation and proceeds as if there is no problem with the design. We also have found a problem in the simulation of feedback loops where the feedback data is ignored by the HLS tool (Section III-C).

The primary reason for the incorrect simulation result is that HLS software simulators do not guarantee cycle accuracy. The comparison between the software simulator of the two most popular ([20]) commercial FPGA HLS tools, Xilinx Vivado HLS (VHLS) [2] and Intel OpenCL HLS (AOCL) [3], is presented in Table I. VHLS assumes unlimited FIFO depth, which makes it difficult to accurately model FIFO fullness/emptiness. Also, the sequential simulation execution...
model prevents correctly simulating designs with feedback loops (Section III-C). AOCL simulates about 5X slower than VHLS, but it correctly simulates the FIFO depth. The tool assigns a thread to each module for concurrent simulation, but the execution order of the threads is not deterministic and may produce different results in different simulation runs for cases in Section III.

HLS design steps and conventional simulation flows are shown in Fig. 2. A software simulator runs fast but provides no cycle estimation and may have the correctness problem. An RTL simulator is accurate but runs slow, because it simulates low-level implementation details. We attempt to devise a new simulation flow that solves both problems. The idea is to add the scheduling information of C statements in the HLS synthesis report and automatically generate a new simulation code based on the information. The new simulation code is made to be compatible with the conventional HLS software simulator for easy integration with the existing tool. The overall flow is described in Section VII.

In this paper, we propose FLASH—an HLS software simulation (HSS) flow that addresses these challenges. We describe transformations that allow cycle-accurate simulation of FIFO communication (defined in Section IV). Also, a method is presented to simulate task-level and pipelined parallelism with C semantics. These steps are described in Section V.

In order to simulate pipelined parallelism, variables need to be duplicated to match the depth of a loop pipeline (explained in Section V-B1). But this results in a redundant data copy, which slows down the simulation. We propose optimization techniques to reduce this overhead in Section VI.

We obtain the scheduling information from the HLS synthesis report and automatically generate a new simulation code based on the information. The new simulation code is made to be compatible with the conventional HLS software simulator for easy integration with the existing tool. The overall flow is described in Section VII.

The contribution of this paper can be summarized as follows:

- We show that simulating based on the scheduling information can help solve the correctness issue of HLS software simulators and rapidly provide accurate performance estimation.
- We develop a framework that allows fast cycle-accurate simulation of an HLS design. Several code transformation techniques have been presented to enable this process. Moreover, optimizations are proposed to accelerate the simulation speed.
- We propose unique debugging features for HSS.

This paper is an extended version of our preliminary work presented in [22]. Compared to [22], this paper presents new optimizations to accelerate the simulation speed (Section VI). We also propose novel source-level debugging features (Section VIII). Moreover, we add a formal definition of the problem and a detailed explanation of the proposed solution and the code transformation process (Sections III, IV, and V).

Our current initial version is based on the Vivado HLS tool, but we hope to extend our work to the Intel HLS tool if it provides detailed internal scheduling information in the future.
II. RELATED WORK

Work in [11]–[17] describe frameworks that allow users to specify debugging points in high-level language and synthesize hardware probes into the FPGA for analysis. They can be categorized into work that is more focused on verifying functional correctness [11]–[15] and work that is more focused on extracting performance-related parameters [16], [17]. Goeders and Wilton describe how to record and replay the value of variables from an HLS-generated circuit [11]. Their work is extended to cover compiler-optimized designs in [12] and to allow offline signal restoration in [13]. Monson and Hutchings introduce event observability ports (EOP) to enable source-level signal trace and explain how to combine multiple signals to reduce trace buffer size [14], [15]. HLScope [16] describes an in-FPGA monitoring flow that extracts cycle information from FPGA designs written in C. The work of Verma et al. [17] is based on OpenCL and measures stall latency and monitors memory access patterns by utilizing trace buffers to store an event’s timestamp. However, these hardware-based HLS debuggers typically require hours of initial overhead for bitstream generation.

There are other software-based HLS simulators. The LegUp HLS [23] simulator provides a speedup prediction based on the profiling result of the source code and the execution cycle from its synthesis result. HLScope+ [24] describes a method to extract cycle information that is hidden by HLS abstraction and uses VHLS C simulation to predict the performance for applications with dynamic behavior. These works, however, do not guarantee cycle-accuracy.

There are several SystemC simulators (e.g., [25]–[27]) that achieve cycle-accuracy for the source code that has explicit scheduling information specified by the programmer. However, constructing a cycle-accurate input design file may be too difficult for non-experts. Our flow, on the other hand, achieves cycle-accuracy for an HLS C source code without requiring user-defined scheduling information.

There is a class of work that accelerates the simulation of an HLS tool’s output RTL code by converting the RTL code into a cycle-accurate C model [28], [29]. Mahapatra et al. [28] report a speedup of 5X after removing the core computation and only maintaining the IO timing, but such an approach cannot be used for data-dependent benchmarks. Verilator [29], on the other hand, can be used to provide a functionally correct and cycle-accurate HLS simulation as our work. Verilator employs several techniques for acceleration—such as removal of time delays, randomized unknown value, and creation of table lookups. But the speedup in Verilator is limited because it is very difficult to completely remove allocation and binding information from the RTL code—whereas in our approach, this information is never added in the first place. A quantitative comparison is presented in Section IX.

III. PROBLEM DESCRIPTION AND MOTIVATING EXAMPLES

In this section, we describe four classes of problems (three correctness-related and one performance-related) in current HLS software simulators. The problems are demonstrated with relevant examples in the literature.

A. Data Ordering Problem

The problem of incorrect output ordering in the HSS for molecular dynamics simulation was presented in our introduction. In this section we discuss the cause of this problem in more detail. Fig. 3 shows the timing diagram of the FIFO transactions among Dist PE1, Dist PE2, and Force PE in Fig. 1. Dist PE1 and Dist PE2 communicate with Force PE through FIFO F1 and F2 respectively. Consider a case where data (2) is written to F2 before data read from F1 and F2, and F1 is written (data 5) afterwards (illustrated in the RTL simulation part of Fig. 3). At the time of the first F1 non-blocking read attempt (t_{F1,RD1}), the first F1 write (t_{F1,WR1}) has not yet occurred (t_{F1,WR1} < t_{F1,RD1}), and the successful F2 read precedes the successful F1 read (t_{F2,WR1} < t_{F1,RD1}).

In the VHLS software simulation, however, data (5) is available in the first read attempt to F1 because Dist PE1 is evaluated entirely before Dist PE2 and Force PE. That is, unlike the RTL simulation, the first F1 write has already occurred before the first F1 read attempt (t_{F1,WR1} > t_{F1,RD1}). As a result, the successful F2 read happens after the successful F1 read (t_{F2,WR1} < t_{F1,RD2}).

In the VHLS software simulation, however, data (5) is available in the first read attempt to F1 because Dist PE1 is evaluated entirely before Dist PE2 and Force PE. That is, unlike the RTL simulation, the first F1 write has already occurred before the first F1 read attempt (t_{F1,WR1} > t_{F1,RD1}). As a result, the successful F2 read happens after the successful F1 read (t_{F2,WR1} < t_{F1,RD2}). The ordering of the data processed at Force PE is not maintained. If the HSS has evaluated the FIFO write correctly before each FIFO read attempts (i.e., t_{F1,WR1} < t_{F1,RD1} < t_{F1,RD2} and t_{F2,WR1} < t_{F2,RD1}), this problem would not have occurred. In the AOCL simulation, the simulation order of the producer modules is undetermined, and a similar data ordering problem occurs.

As demonstrated in the example, the HLS software simulator should evaluate the FIFO writes before each non-blocking read attempt in the same order as in the RTL simulation. If not, a data ordering problem may occur. The data ordering problem is defined as a case where a consumer module $M_C$ is reading data in a non-blocking fashion from multiple producer modules $M_P$ through FIFOs, and the order of data processed at $M_C$ in the RTL simulation is not maintained in the HSS.
B. Module Latency Problem

Consider an example in Fig. 4 (named toy_mpath) where the module \( M_2 \) has a latency of 5 and \( M_3 \) has a latency of 15. All FIFOs have a depth of 2. After \( M_2 \) has produced two output elements, \( M_4 \) cannot consume any of them because \( \text{fifo4} \) is still empty due to the long latency of \( M_3 \). Because of back pressure from \( M_2 \) and \( \text{fifo3}, \text{fifo1} \) becomes full. Then \( M_1 \) stops producing output to \( \text{fifo2} \) because \( \text{fifo1} \) and \( \text{fifo2} \) have to be written in the same cycle. \( \text{fifo2} \) eventually becomes empty, which blocks the pipeline of \( M_3 \). Even though \( M_3 \) has consumed some remaining data in \( \text{fifo2}, \text{fifo4} \) is still empty because of \( M_3 \)'s long latency. Then none of the modules can do any further useful work, and the circuit deadlocks. This is called an artificial deadlock. The artificial deadlock is caused by the mismatching latency of multiple datapaths and inadequate FIFO depth to balance the latency difference [19]. We can also observe this in the architecture for stencil computations [30] that contains modules and FIFOs with various latencies and depths.

In order to reproduce the deadlock situation, an HLS software simulator should create the output data after reading input with a delay that reflects the module latency. However, existing HLS software simulators evaluate each iteration of a loop as if the data is instantaneously passed from input to output. Thus, the latency among different datapaths is not simulated, and the artificial deadlock does not occur. As a result, even after running a HSS, the user is unaware of a potential problem that might occur during actual on-board execution.

We will refer to this problem as the module latency problem. Suppose that a module has a sequence of \( C \) FIFO read and write statements \( \text{cstmt}_1, \ldots, \text{cstmt}_c, \ldots, \text{cstmt}_C \). If \( \text{cstmt}_c \) is a blocking read/write, multiple read/write attempts may be performed before the read/write is completed. If non-blocking, read/write is always completed on the first attempt. We assume that the HLS tool has scheduled a delay of \( \text{delay}_c \) cycles between the completion of \( \text{cstmt}_c \) and the first attempt of \( \text{cstmt}_{c+1} \). This delay reflects the computation latency. The module latency problem is defined as a case where HSS fails to simulate \( \text{delay}_c \) between the first attempt of \( \text{cstmt}_{c+1} \) and the completion of \( \text{cstmt}_c \) for some of \( c = 1, \ldots, C - 1 \).

Note that we have modified \( M_2 \) to the code shown in Fig. 5. The purpose is to make a fair comparison of the simulation time by making the module simulation to finish at the same point (the HLS RTL simulation of Fig. 4 will deadlock, whereas HSS will not). If the input FIFO is empty, a bubble is inserted into the pipeline (line 4 of Fig. 5)—this allows the pipeline to keep processing the already-read data even if there is no additional input. A similar transformation is applied on \( M_3 \). Deadlock situation does not occur, because \( M_4 \) can now receive the output from \( M_3 \).

C. Feedback Problem

As mentioned previously, the VHLS software simulator evaluates functions in the order they are instantiated in the source code. This causes a problem if there is a feedback path that passes data from later instantiated functions to earlier ones. At the time earlier functions are simulated, the data is not available. As a result, VHLS simulates the program as if the FIFOs in the feedback path are always empty. We will refer to this issue as a feedback problem. The feedback problem occurs when the content of a FIFO buffer in the HSS does not match that in the RTL simulation at the cycle a read operation is performed on a FIFO in a feedback path. This happens when FIFO writes before each read is not correctly simulated. An example of the feedback problem in the case of matrix multiplication can be found in [22]. The AOCL tool can simulate the feedback data from a blocking read correctly because a thread simulating each module can wait for others to pass the data. However, it is not guaranteed that the feedback data from a non-blocking read will arrive at the right timing.

D. Performance Estimation Problem

Performance estimation problem is defined as providing incorrect estimation of the module execution time. VHLS synthesis report has a performance estimation problem for applications with data-dependent loop bounds, conditional statements, or stalls [32], and almost all benchmarks used for the experiment have such properties (details in Section IX-C). AOCL synthesis report and VHLS/AOCL software simulators do not provide any performance estimation at all.

IV. PROBLEM STATEMENT AND CHALLENGES

Before we provide the problem statement, we will define the concept of FIFO communication cycle-accurate (FCCA) simulation. The FIFO communication refers to the FIFO-accessing expressions in the source code (listed in the second column of Table II). A FIFO communication statement refers to a statement with a FIFO communication. Let us assume that a FIFO communication has been evaluated in HSS at cycle \( t \). We declare that the FIFO communication is simulated cycle-accurately if the FIFO input value and the FIFO output value of the FIFO APIs (FAPIs) in the HSS match the FIFO input ports (\( \text{din}, \text{rd_en}, \text{wr_en} \)) and the FIFO output ports (\( \text{dout}, \text{empty}, \text{full} \)) [33] in RTL simulation at the same cycle \( t \). That is, the C variables and the RTL signals have the same value as described in the third column of Table II at the same cycle \( t \). The FIFO input value of the FAPIs refers to the value of “\( wdata \)”, and the FIFO output value of the FAPIs refers to the value of “\( test \)” and “\( rdata \)” in Table II. If all FIFO communication in a C source code is simulated cycle-accurately in HSS, the simulation will be FCCA.

For example, the non-blocking read expression, “\( \text{test = fifo.read_nb(rdata)} \)”, is cycle-accurately simulated if the value of “\( rdata \)” matches \( \text{dout} \) and “\( test \)” has the toggled value of \( \text{empty} \) at the same cycle as the RTL simulation.

We assume that we simulate an HLS design that is composed of multiple finite-state machine (FSM) modules (inferred from C functions). The modules execute concurrently.
(with directive \#pragma HLS dataflow) and use streaming FIFOs for inter-module communication.

Our main goal is to construct an HLS software simulator that is FCCA. The input and output of the simulator is defined as follows:

Input: (1) An HLS C source code (2) Scheduling information (3) Input data of the design

Output: Output data of the design

The scheduling information is defined as the information on the FSM state transition and the assigned FSM state of FIFO communication, conditional statements, and loop statements.

FCCA simulator does not have the data ordering, module latency, feedback, and performance estimation problems that were described in Section III.

Recall that the data ordering problem occurs when a consumer module $M_C$ is reading data in a non-blocking fashion from multiple producer modules $M_P$ through FIFOs and the order of data processed at $M_C$ is not maintained in the HSS. If the FIFO communication is cycle-accurate, the relative ordering of FIFO reads and writes matches that of the RTL simulation. That is, the number of FIFO reads and writes and the data before each FIFO read match that of the RTL simulation. Thus, the order of data read from the FIFO at $M_C$ in FCCA simulation matches that of the RTL simulation. The proof that an FCCA simulator does not have the data ordering problem is provided in [32].

We have explained that the feedback problem happens with incorrect simulation of writes before each read operation to a FIFO in the feedback path. Since the relative ordering of reads and writes is maintained in FCCA, the feedback problem does not take place.

Since all FIFO transactions occur at the same cycle as in the RTL simulation, the delay between any consecutive pair of FIFO reads and writes of a module matches that of the RTL simulation. Thus, the FCCA simulator does not have the module latency problem.

Let us assume that a simulator can model modules’ FSM states correctly if stalls caused by empty and full FIFO signals have been simulated correctly. We also assume that a module’s execution time is determined by its FSM state (more explanation on these assumptions in Section V-A2). Since FCCA simulator models the empty and full signals cycle-accurately, it estimates the modules’ execution time accurately and does not have the performance estimation problem.

In addition to the main goal of achieving cycle-accurate FIFO communication, the simulator should provide the content of the registers (e.g., the state of a module or the number of empty FIFO buffers) in a deadlock situation for debugging purposes. Moreover, the simulation code should be semantically similar to the source code as much as possible (as opposed to being a low-level code such as RTL), so that users can easily understand what is being simulated.

With such complicated requirements, several challenges arise:

- **Challenge 1: FCCA simulation**
  It is difficult to discover the exact cycle when statements are executed since the information given by the HLS tool is very limited. For example, The AOCL tool only provides loop initiation intervals (II). The Vivado HLS tool provides slightly more information—it provides a list of LLVM IR and the corresponding state of an FSM. But mapping such low-level representation (e.g., lines 27–31 of Fig. 6) back to the original C code is a difficult task. Moreover, the execution cycle may change due to FIFO being empty or full. Even if the execution cycle is known, an FCCA simulator needs to selectively simulate a code region that corresponds to a particular cycle. Furthermore, the value of variables at a certain cycle must be correctly supplied to the simulation of the next cycle.

- **Challenge 2: Simulation of parallelism**
  HLS designs have multiple levels of parallelism including task-level parallelism and pipelined parallelism. Cycle-accurately simulating parallelism in a C syntax becomes a difficult task because the value of variables and the simulation order of the statements become different from that of the source code. For example, if the statement in line 21 of Fig. 4 is executed 14 cycles after the statement in line 20, we would need to simulate line 21 with a “temp” value that corresponds to iteration $i$ and line 20 with that of iteration $i + 14$ in a single cycle.

- **Challenge 3: Loop and function simulation**
  We need to construct an equivalent model of high-level C semantic such as loops and functions.

V. AUTOMATED CODE GENERATION FOR RAPID CYCLE-ACCURATE SIMULATION

In this section we provide a solution to each challenge in Section IV and describe our proposed automated simulation code generation flow. For illustration, we use the toy_npath example (Fig. 4) after modifying the source code to avoid the deadlock as shown in Fig. 5.

### TABLE II

<table>
<thead>
<tr>
<th>Description</th>
<th>FIFO comm in source code</th>
<th>RTL ports &amp; C variables</th>
<th>FLASH simulation code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blocking read</td>
<td>rdata = fifo.read()</td>
<td>i = !empty; rd_en = 1; rdata = dout</td>
<td>(stall cond: fifo_rnum==0), test = (!rnum!=0), fifo_data = fifo_rptr++; fifo_rnum--;</td>
</tr>
<tr>
<td>Non-blocking read</td>
<td>test = fifo.read_nb(rdata)</td>
<td>test = !rd_en = !empty, rdata = dout</td>
<td>(stall cond: fifo_rnum==0), test = (!rnum!=0), fifo_arr[fifo_rptr++] = rdata; fifo_wnum--;</td>
</tr>
<tr>
<td>Blocking write</td>
<td>fifo.write(wdata)</td>
<td>i = !full, wr_en = 1, wdata = wdata</td>
<td>(stall cond: fifo_wnum==0), test = (!wnum!=0), fifo_arr[fifo_wptr++] = wdata; fifo_wnum--;</td>
</tr>
<tr>
<td>Non-blocking write</td>
<td>test = fifo.write_nb(wdata)</td>
<td>test = !we_en = !full, wdata = wdata</td>
<td>(stall cond: fifo_wnum==0), test = (!wnum!=0), fifo_arr[fifo_wptr++] = wdata; fifo_wnum--;</td>
</tr>
<tr>
<td>Empty</td>
<td>test = fifo.empty()</td>
<td>test = empty</td>
<td>test = (fifo_wnum == 0)</td>
</tr>
<tr>
<td>Full</td>
<td>test = fifo.full()</td>
<td>test = full</td>
<td>test = (fifo_wnum == 0)</td>
</tr>
</tbody>
</table>
SIM is simulated at line 9 of Fig. 9.

\[ \text{f fifo1, fifo2, fifo3, fifo4; } \]
\[ \text{for (int } i = 0; i < N; i++) \{ \]
\[ \text{\#pragma HLS pipeline II-1} \]
\[ \text{\#pragma HLS stream var=fifo1, fifo2... depth=16} \]
\[ \text{\#pragma HLS dataflow} \]
\[ \text{int temp = data} \]
\[ \text{\#pragma HLS write (temp)} \]
\[ \text{\#pragma HLS read (data)} \]
\[ \text{\#pragma HLS read (temp)} \]
\[ \text{\#pragma HLS write (temp)} \]

Fig. 4. Structure and code for motivating example toy_path

\begin{verbatim}
for(i = 0; i < N; i++) {
    #pragma HLS pipeline II-1
    int temp = data[i];
    f_out.write(temp);
}
\end{verbatim}

Fig. 5. Modified code of M2 in Fig. 4 to avoid artificial deadlock

\begin{verbatim}
for(i = 0; i < N; i++) {
    #pragma HLS pipeline II-1
    int temp = data[i];
    f_out.write(temp);
}
\end{verbatim}

Fig. 6. VHLS scheduling report for M2 of Fig. 5

\begin{verbatim}
01 void M2_SIM() {
02 // simulation function for M2
03 static int M2_state = 1; // use "static" var for the next cycle
04 ...
05 if(M2_state == 1) { // state conditional block for state 1
06 ...
07 // computation stmt & communication for state 1
08 ...}
09 else if(M2_state == 2) { // state conditional block for state 2
10 ...
11 // computation stmt & communication for state 2
12 ...}
13 // exit sim function after simulating one cycle
\end{verbatim}

Fig. 7. Simulation function structure for selective simulation of an FSM state (M2_SIM is simulated at line 9 of Fig. 9)

A. FIFO Communication Cycle-Accurate Simulation

We will describe the properties of FLASH and the corresponding code transformation. Based on these properties, we will explain how FLASH achieves FIFO communication cycle-accurate (FCCA) simulation.

1) Matching Simulated State of Statements: Let us assume that HLS tool schedules a FIFO communication of a C source code to be executed at a particular FSM state (st) of a module. FLASH simulates the FIFO communication at the same st scheduled by the HLS tool. In order to achieve this, we first need to obtain the HLS scheduling information of the FIFO communication. This is found from parsing FIFO-related keywords in the scheduling report. For example, the state when FIFO “f_out” performs the write operation (line 7 of Fig. 5) is found to be 6, because op_Write.ap_fifo and “f_out” keywords are detected in line 29 of Fig. 6. Similarly, the FIFO read statement (line 5 of Fig. 5) is assigned to state 2 from the scheduling report (not shown in the figure).

Next, we need to ensure that only the FIFO communication statements assigned to each FSM state are selectively simulated at every cycle. We declare an FSM state variable (line 2 of Fig. 7) for each module and copy statements to
the conditional block that correspond to its simulated state (state conditional block). An example can be found for the M2 module in lines 4–7 (st = 1) and lines 8–11 (st = 2) of Fig. 7. After the simulation function of a module has been called, only the statements for a single FSM state are simulated, and then the function exits. That is, a single clock event is simulated by a function entrance and exit. 

Since FLASH aims for cycle-accuracy of FIFO communication, the computation statements do not need to be evaluated cycle-accurately. For computation statements, we can assign an arbitrary state as long as it does not violate the timing causality with the cycle-known FIFO communication that has dependency with the computation statement. We group the computation statements to a few FSM states as much as possible; if the statements are spread among multiple FSM states, the variables shared across the states may need to be stored in cache or DRAM and loaded back after function exit and entrance. This is inefficient if the variable has a short life and could have been optimized to a CPU register.

For example, the computation statement in line 6 of Fig. 5 has a dependency with both the FIFO read and the FIFO write statements. It may be assigned to any state between 2 and 6 without violating the time causality, but to reduce the number of FSM states with statements, it should be assigned to either 2 or 6. We choose to assign it to state 2, following the as-soon-as-possible scheduling policy, as it tends to reduce the number of variables being passed between the states.

2) Cycle-Accurate FSM State: FLASH cycle-accurately simulates the FSM state of a module at t (st_t). By induction, st + t is cycle-accurate if the initial state at t = 1 is known (st _t=1 = 1) and the state transition Δ t matches the RTL simulation at 1, 2, ..., t-1. Δ t matches the RTL simulation if the state transition information can be obtained from the HLS tool report and a state transition statement that reflects this information is evaluated at t. Also, Δ t should be stalled if empty or full signals have been asserted when the blocking reads or writes have been evaluated.

VHLS provides the state transition information in its scheduling report. For example, the loop in module M2 in Fig. 4 is evaluated in states 2 to 6, as shown in line 6 of Fig. 6. The state transition of the loop is composed of intra-loop state transition (e.g., state 2 to 3, as shown in line 14 of Fig. 6) and loop exit (e.g., state 2 to 7, as shown in line 13). FLASH obtains this information and inserts the state transition statement into the simulation code. For example, line 10 of Fig. 7 reflects the loop exit state transition from state 2 to 7. The method used by FLASH to correctly simulate the state transition stalls will be discussed in Section V-A4.

VHLS schedules a module to start and finish its execution at a particular FSM state. Since FLASH cycle-accurately simulates the FSM state of a module, the estimation of a module’s execution time is cycle-accurate.

3) FIFO Behavior Modeling: In the FLASH simulation code, the FIFO is implemented as a circular buffer with read/write pointers (fifo_rptr and fifo_wptr) and an array (fifo_arr). The array length is set to FIFO buffer size (FIFO_SIZE) plus one because one buffer space is kept empty in circular buffer implementation [34]. Also, we declare fifo_num and fifo_wnum variables to denote the number of data and buffer spaces available in the FIFO. FAPIs in the source code are transformed based on the fourth column of Table II. An example is shown in Fig. 8, which is the transformed simulation code from M2 in Fig. 5. Line 7 of Fig. 5 is transformed to: “fifo3_arr[fifo3_wptr++] = temp_st6; fifo3_wnum--;” (lines 11-12 of Fig. 8). The code difference between the blocking and the non-blocking FIFO communication is that the code for blocking communication is not simulated if the stall condition is satisfied. This is further explained in Section V-A4.

In addition to decreasing the number of buffer spaces (fifo3_wnum — ) for FIFO write, we would need to increase the number of available data (fifo3_rnum++). But this process is delayed until all other statements in the current cycle have been simulated. The reason is to match the Xilinx FIFO IP behavior [33] of allowing data in FIFO to be available for read, one cycle after it has been written. The details of this delayed processing is further provided in Section V-B2.

4) FSM Stall Modeling: FLASH cycle accurately models the FSM stalls due to FIFO being full or empty. If a stall condition is met, none of the statements of current FSM state should be simulated, and the simulation function should exit. To achieve this, the stall condition is placed at the beginning of a state conditional block. The simulation code for the stall condition is “if fifo_num = 0” for FIFO empty and “if fifo_wnum = 0” for FIFO full (Table II). These codes are also used for the stall conditions of the blocking reads and writes. For example, the stall condition that corresponds to the FIFO blocking write in line 7 of Fig. 5 is “if(fifo_en & & fifo3_rnum = 0)”. This condition has been added to line 5 of Fig. 8. Also, the function return statement has been added to line 6 of Fig. 8. Note that we add an enable signal “p1_en” to the stall condition of a pipelined loop because the FIFO write occurs at FSM state 6 (more details in Section V-B1).

FLASH can detect a deadlock by checking if a state transition did not occur (stalled) in all modules. It is enabled by the source-level trigger directive that is explained in Section VIII-B.

It is worth noting that applying the classic event-driven simulation approach (e.g., [35]) makes little difference in the simulation speed of FLASH. The reason is that the stall condition is placed at the beginning of a state conditional block and prevents most of the statements from being evaluated when a module is stalled. That is, there is little overhead in processing a module without an event that requires simulation, and this diminishes the benefit of applying the event-driven approach.

5) Correctness of the Variable Reference: As explained in Section V-A1, all statements that have dependency with cstmt have been evaluated before the simulation of cstmt. The value of variables written by statements with the same st as cstmt is correctly supplied to cstmt because they are simulated in the same state conditional block. A problem occurs when reading variables written by statements with FSM states other than st because the simulation function exits after each cycle. This problem is solved using the static keyword in variable declaration (e.g., line 2 of Fig. 7 and line 2 of Fig. 8). By
using this technique, the contents of the variables are restored and saved regardless of the simulation function entrance or exit.

6) Proof of FCCA Simulation: We can prove that FLASH is an FCCA simulator by demonstrating that the FIFO input and output values of the FAPIs in the FLASH simulation match the values of FIFO input and output ports in the RTL simulation at all clock cycles. Due to the space limitation, only a brief explanation of the proof will be provided—the details can be found in [32].

In FLASH, cstmt is simulated at the same cycle t as the RTL simulation because the simulated st of cstmt matches the HLS tool (Section V-A1) and st is simulated cycle-accurately (Section V-A2 and Section V-A4). cstmt produces the correct value for the FIFO input value of the FAPIs if FLASH supplies the variables referenced by cstmt (achieved by Section V-A5) and the FIFO output value of the FAPIs that match the RTL simulation. Correct FIFO output values of the FAPIs can be supplied at cycle t with accurate FIFO behavior modeling (Section V-A3) and the FIFO input value of FAPIs that matches the RTL simulation at cycle 1, 2, ... t − 1. Then we can prove that FLASH is an FCCA simulator by induction.

B. Simulation of Parallelism

1) Pipelined Parallelism: At each cycle, all statements in a pipelined loop should be simulated in a pipelined parallelism fashion. The number of FSMs to be simulated corresponds to the loop iteration latency (IL, also called pipeline depth). If we simulate only a particular FSM state conditional block of a pipelined loop, it would not be possible simulate this parallelism.

To solve this problem, we would need to simulate all FSM states of a pipelined loop. It is possible to make an exception to the simulation structure by traversing through multiple state conditional blocks in a single cycle for pipelined loops; but this would over-complicate the simulation structure. For a simpler solution, we choose to move all of the pipelined loop’s state conditional blocks into the conditional block of a single state. The reallocated conditional blocks are referred to as pipeline stage conditional blocks. As shown in Fig. 8, the contents of FSM states 2, 3, and 6 have been moved to pipeline stage conditional blocks in lines 20-28, lines 15-19, and lines 9-13.

If a pipelined loop L’s II (II_L) is larger than 1, FLASH makes II_L state conditional blocks for this loop. In this case, the pipeline stage conditional blocks for state st are placed at state (st_L + ((st − st_L) mod II_L)) conditional block, where st_L is L’s first FSM state.

We introduce enable signal to decide if the statements inside each pipeline stage conditional block will be evaluated. For example, the FIFO write at lines 11-12 of Fig. 8 is evaluated if the enable signal “p1_en_st” at line 9 is one. Using an enable signal allow us to selectively simulate statements in a pipelined loop’s prologue/epilogue and invalidate statements in a pipeline bubble (from the artificial deadlock avoidance transformation in Section III-B). The enable signal is also used to selectively simulate statements of a conditional block. The value of enable signals is propagated through the pipeline stages as shown in line 17.

It is important to note that the order of each pipeline stage conditional block has been reversed (st6, ... st3, st2). This limits the value of enable signals to be copied only to the immediate next pipeline stage in simulation of a single cycle.

Even if a same variable is used in different statements of the original source code, we cannot assume that they have the same value if they have been assigned to different pipeline stage conditional blocks. For example, suppose that line 6 of Fig. 5 is performed at FSM state 2, and line 7 is performed at state 6. In a single cycle of the pipelined loop simulation, ”temp” of line 7 corresponds to loop iteration i, whereas ”temp” of line 6 corresponds to loop iteration i+4. Thus, they would have different values.

For correct simulation, we keep multiple copies of the same variable for each pipelined stage of a loop. The variables are copied through the pipeline like shift registers. For example, the “temp” variable is copied from loop pipeline stage 3 to stage 4 at line 18 of Fig. 8. Variables “data” and “i” are not copied to the next pipelined stage after performing cycle-based variable liveness analysis (explained in Section VI-A). Similar to the enable signals, the content of pipelined variables is only copied to the immediate next stage in a single cycle since the order of the pipeline stage conditional block has been reversed. Optimization of the pipelined variables is discussed in Section VI.

Because of the duplicated pipelined variables, the readability of the simulation code can be reduced. In order to diminish this side effect, FLASH places the line number of the original variable declaration in the source code as a comment of the duplicated pipelined variable declaration in the simulation code. For example, the line number 6 of the variable declaration of “temp” in Fig. 5 is written as a comment of the duplicated pipelined variable declaration in line 2 of Fig. 8. The original line numbers of the computation and communication statements are also placed at the comments of the simulation statements (e.g., lines 20-25 of Fig. 8).

2) Task-Level Parallelism: As discussed in Section V-A1, the statements in an FSM state are simulated by calling the simulation function of a module. Thus, the task-level parallelism can be simulated by calling all simulation functions in a round-robin fashion. This is processed in the module simulation loop shown in lines 8-9 of Fig. 9.

As mentioned in Section V-A3, the update of the buffer spaces and the number of available data is delayed until all modules in the current cycle have been simulated. The update (corresponding code is presented in [32]) is performed in the FIFO simulation loop (lines 10-11 of Fig. 9).

The module simulation loop and the FIFO simulation loop form the scheduler loop as shown in lines 6-14 of Fig. 9.

C. Loop and Function Simulation

The loop initialization statement of loop L is simulated upon initial entrance to L’s first FSM state (st_L). If L is a pipelined loop, the enable signal is set to 0 at st_L (Section V-B1) when L’s loop iterator of a new iteration does not satisfy the loop condition. Since the loop condition for an iteration should be checked after the loop update statement has been evaluated,
the loop update is evaluated just before transitioning into \( st_L \).

Recall that \( L \) has a number of state conditional blocks that matches II (II\(_L\)) of the loop (Section V-B1)—thus, the loop update (e.g., line 8 of Fig. 5) is evaluated at the end of \((st_L + II_L - 1)\).

Since the loop update is evaluated before the final state of a loop, a dependency problem may occur. For example, suppose that we add a statement between line 7 and line 8 of Fig. 5 that is dependent on line 7 and references \( i \). The loop index update statement in line 8 is scheduled to state 2 (\(: st_L = 2, II_L = 1\)). Assuming line 7 is scheduled to state 6 from the scheduling report, the new statement between lines 7 and 8 incorrectly references \( i \) that has already been updated to the next iteration. This is solved by copying \( i \) to a temporary variable before evaluating the loop index update statement and renaming any reference of \( i \) that has the dependency problem to this temporary variable.

The state transition for pipelined loop exit occurs when the loop condition is not satisfied and all enable signals in the pipeline have been invalidated. Simulation of statements inside a pipelined loop has been discussed in Section V-B1. The code transformation method of a flattened loop can be found in [22].

A function call is simulated by sending a module enable signal to the scheduler loop (Fig. 9). Next, the function argument values are copied into the newly called module.

VI. OPTIMIZATION OF PIPELINED LOOPS SIMULATION

Pipelined loops typically account for most of the execution time of many FPGA designs. To simulate pipelined parallelism, we need copies of variables that correspond to the loop’s IL (Section V-B1). However, a naive implementation could lead to making redundant copies of the variables. This section discusses how to optimize this routine. The effect of the optimization will be presented in Section IX-B.

A. Cycle-Based Variable Liveness Analysis

The pipelined variables are only needed in the pipeline stages where the variables are being accessed. To ensure this, we first perform variable liveness analysis [36] to find the range of statements where each pipelined variable is alive. Next, the FSM state of communication statements and the computation statements are obtained from the scheduling report and the dependency analysis. From the FSM state information of statements, the statement liveness range of each variable is translated into a cycle liveness range. Based on this cycle information, we place a limit on the pipeline stages where each pipelined variable is copied.

For the example in M2 of toy_mpath (Fig. 5), we perform liveness analysis on each variable and find that variable “data” is live in lines 5–6, variable “i” in line 8, and variable “temp” in lines 6–7. Then we assign the states for communication and computation statements in M2 of toy_mpath as was shown in Section V-A1. That is, statements in lines 5, 6, and 8 of Fig. 5 are assigned state 2, and the statement in line 7 is assigned state 6. Based on this information, the statement liveness range is converted into a cycle liveness range—variables “data” and “i” are live at cycle 2 and variable “temp” from cycles 2 to 6. As a result, only variable “temp” is copied through the pipeline stages.

B. Pointer-Based Variable Access

One of the problems of declaring a pipelined variable for each pipeline stage (as in Fig. 8) is that the same value is copied repeatedly. Assuming a pipelined loop has \( I \) iterations, \( V \) variables, and IL iteration latency, the complexity of copying pipelined variables is \( O(I \times V \times IL) \).

We propose an alternative method of copying the value of a pipelined variable only once and changing the pointer to the pipelined variable. The modification to the initial code (Fig. 8) is shown in Fig. 10. We first exploit the fact that the value of the pipelined variable is used in the immediate next pipeline stage—thus, the pipelined variable pointer for stage \( st(p_{ptrs}) \) update can be simplified into \( (p_{ptrs} + 1) \% IL \) (lines 24–25). Next, the pipeline variable pointer is shared among all variables and enable signals in the same pipeline stage since all variables and enable signals are copied together to the next pipeline stage if the loop pipeline has not been stalled. An example is shown for the “temp” variable (line 20) and the “p1_en” enable signal (line 17). Note that this optimization has not been applied to variables “i” and “data”, because “i” and “data” are only used in pipeline stage 2 (Section VI-A). Finally, we remove the pipeline stage conditional blocks that do not evaluate any statement (line 13—pipeline stages 3, 4, and 5 are removed), because variables and enable signals no longer need to be copied.

The variable access pattern has a similarity with the register rotation technique in IA-64 architecture [37]. Whereas IA-64 used this technique to simplify the register allocation in software pipelining, we use the access pattern to reduce the number of variable copies among the simulated statements.

Since the data is copied only once, the complexity of the pipelined variable copy is \( O(I \times V) \). The pipelined variable pointers are shared among all variables in the same pipeline.

\[
\begin{align*}
01 & \text{static bool p1_en[5];} & \text{//enable signal array} \\
02 & \text{static int temp[5];} & \text{//pipelined variable array} \\
03 & \text{static int ptr_st2 = 4, ptr_st6 = 0;} & \text{//pipe variable pointers} \\
04 & \text{else if(M2_state == 2){} } \\
05 & \text{...} \\
06 & \text{if( p1_en[ptr_st6] == true )} \\
07 & \text{p1_en[ptr_st6] = false; //disables enable signal after use} \\
08 & \text{fifo3_arr[fifo3_wptr++]} = \text{temp[ptr_st6];} & \text{//read from} \\
09 & \text{//pipelined variable array} \\
10 & \text{fifo3_wnum--;} & \text{//conditional blocks for pipeline stages 3, 4, 5 are removed} \\
11 & \} \\
12 & \} \\
13 & \} \\
14 & \} \\
15 & \} \\
16 & \} \\
17 & \} \\
18 & \} \\
19 & \} \\
20 & \} \\
21 & \} \\
22 & \} \\
23 & \} \\
24 & \} \\
25 & \} \\
26 & \} \\
\end{align*}
\]

Fig. 10. The code after applying pointer-based variable access optimization to the initial code provided in Fig. 8.
TABLE III

<table>
<thead>
<tr>
<th>Description</th>
<th>Target</th>
</tr>
</thead>
<tbody>
<tr>
<td>Triggered at deadlock</td>
<td>Module with dataflow pragma</td>
</tr>
<tr>
<td>Triggered when module or loop has been stalled</td>
<td>Any module or loop</td>
</tr>
<tr>
<td>Triggered when a module completes its execution</td>
<td>Any module</td>
</tr>
<tr>
<td>Triggered at FIFO full condition</td>
<td>Any FIFO</td>
</tr>
<tr>
<td>Triggered at FIFO empty condition</td>
<td>Any FIFO</td>
</tr>
<tr>
<td>Triggered when variable equals to value provided</td>
<td>Any stmt with a variable reference</td>
</tr>
<tr>
<td>Triggered when variable is greater than value provided</td>
<td>Any stmt with a variable reference</td>
</tr>
</tbody>
</table>

VIII. SOURCE-LEVEL CORRECTNESS DEBUGGING AND PERFORMANCE DEBUGGING

FLASH provides an option of enabling various source-level correctness and performance debugging features that will be explained in this section.

A. Live Capture

FPGA tools such as Xilinx’s ChipScope [40] or Intel’s SignalTap [41] capture the data in the FPGA and display it to users for debugging. One of the problems with these configurable logic analyzers is that additional signals often need to be inserted into the capture list to continue tracing the source of a bug after the initial analysis. This requires iterative adjustment of the signal capture list until the bug has been isolated—but the bitstream generation for each analysis often takes hours to finish. Many of the hardware-based HLS debuggers described in Section II also require a long turnaround time due to similar reasons.

Software debuggers, on the other hand, do not require signals to be listed in advance. But due to the lack of cycle accuracy, putting a trigger (breakpoint) on a C source code does not allow the users to observe the signals at a particular cycle of interest. Another problem is that users have limited visibility. For example, local variables in a function different from the trigger cannot be observed unless the user progresses to that function—by which time the content of many variables would have been changed.

To solve these problems, we exploit the fact that FLASH stores the value of all variables (Section V-A5) and the fact that FLASH runs on top of an established commercial tool, VHLS, that provides software simulation debugging features. Upon detection of a trigger condition (details in Section VIII-B), FLASH sets a debug stall flag. All modules are stalled upon the detection of this flag (implementation is similar to the pipelined loop stall modeling in Section V-A4—see step 2 line 1 of Fig. 12). When the simulation has been stalled for debugging, users can step into any function and observe any local variables of interest by adding a new variable into the VHLS debugger’s expression window (this is similar to the watch window of Microsoft Visual Studio—see step 4 of Fig. 12). The variables to be captured no longer need to be predetermined.
The users can expect variables in the FIFO communication and the FSM state variables to match the RTL simulation at all cycles (Section V-A). However, the timing when the variables in the computation statements match the RTL simulation may not be accurate.

In order to pause at the trigger point, FLASH guides the users to place a breakpoint on the simulation code where the debug stall flag is set (step 3 of Fig. 12). The breakpoint is detected by the VHLS debugger. To resume the simulation after observation, the user can modify the value of the debug stall flag to 0 using the expression window (step 5).

B. Source-Level Event Trigger and Performance Measurement

In the Xilinx Chipscope [40], users are required to specify signal names and their value for the tool to start capturing the data (trigger condition). Since the HLS tool applies several transformations in generating RTL file from a C source code, manually identifying the correct trigger condition from an RTL file may be error-prone for novice users. To ease this process, many hardware-based HLS debuggers [11]–[15], [17] allow users to specify variables to be traced or put breakpoints on the source code; however, none of these abstract the trigger condition of events such as deadlock or module/FIFO stall.

FLASH provides a set of source-level directives which can be specified by users to halt computation upon an event of interest. The list is given in the trigger-related row of Table III. The directive is always preceded by: #pragma FLASH <syntax>. For example, the deadlock detection directive is

```
#pragma FLASH DEADLOCK (step 1 of Fig. 12). FLASH automatically converts a directive into a stall condition that increments a debug variable that counts the number of stalled modules (step 2). For the case of M2 in Fig. 4, it is stalled if the FIFO is full (line 4 of step 2). If the directive for deadlock detection is found in the source code, FLASH inserts a code that increments the debug variable “debug_stall_mod_cnt” upon stall (line 5 of step 2). After simulating each cycle, FLASH checks to see if “debug_stall_mod_cnt” matches the number of all modules in the design. If so, FLASH sets the debug stall flag that pauses the simulation (Section VIII-A).

FLASH also supports directive-based performance measurement. The list is given in the performance-related row of Table III. The functionality includes module execution and stall cycle measurement, as well as FIFO full and empty cycle measurement.

C. Large Data Debugging

Hardware-based HLS debuggers, such as [11]–[15], [17], optimize the storage and transfer of variable data in an FPGA to be analyzed for correctness. However, the amount of traced data is limited by the BRAM size and the DRAM bandwidth. Being a software-based debugger, FLASH is not limited by the FPGA hardware resource restriction when performing such data-driven debugging—even for multiple variables. Examples include large data dump and large golden reference comparison—the user directives for these functions are shown in the data-related row of Table III.

IX. EXPERIMENTAL RESULTS

A. Experimental Setup

For HLS synthesis, we use the Vivado HLS 2018.2 [2]. For FPGA, we target Xilinx’s Ultrascale KU060 [42]. The target clock frequency is 250MHz. The simulation is conducted with a server node that has an Intel Xeon Processor E5-2680v4 [43] and 64GB of DRAM. The simulation files have been optimized by the Vivado HLS software simulator.

The experiment is performed on toy_mpath (Fig. 4) and several dataflow benchmarks: stencil [30], molecular dynamics simulation [18] (Fig. 1), matrix multiplication [44], Cholesky decomposition [45], Needle-Wunsch [46], LU decomposition [47], and sparse matrix-vector multiplication [48]. The benchmarks ([46], [47]) that were not originally designed to execute modules in parallel with FIFO communication have been modified to incorporate this dataflow optimization.

The FLASH simulation result is compared to that of Vivado HLS C and RTL simulation (Verilog), and Verilator 4.012 simulation [29]. Since Vivado HLS RTL files contain core library calls that cannot be processed by Verilator, we have manually replaced them with a behavioral Verilog model.

B. Simulation Time

As mentioned in Section VII, preprocessing, HLS synthesis, and simulation file generation steps are needed to prepare the
files for the proposed simulation. The time breakdown of the steps is presented in Table IV.

The effect of optimizations in Section VI is shown in Table V. The baseline version uses the techniques introduced in our earlier publication [22] and does not have cycle-based variable liveness analysis (Section VI-A) and pointer-based variable access (Section VI-B) optimizations. The table shows that the proposed optimizations result in 1.55X speedup on average. The speedup is greater for benchmarks that have a large (>12) averaged pipeline depth among all variables. The average speedup for Stencil, MD_sim, LUD is 2.28X, and the averaged speedup for the rest of the benchmarks is 1.12X. This is because the proposed optimizations reduce copies of the variables in loop pipelines.

As explained in Section V-A, FLASH uses the FSM state assignment information and the FSM state transition information. The resource allocation / binding information and the component library that exist in RTL code have been abstracted in FLASH, and the computation statements are instead simulated natively on the host machine. The result of this abstraction can be checked in Table VI. FLASH is about 1.630X (=2.800X/1.72) faster than the RTL simulation. This confirms our initial speculation that simulating based on the scheduling information greatly accelerates the simulation speed while solving the correctness problems.

Since our flow reflects the scheduling information, we can expect some slowdown compared to the VHLS C simulation. The source of overhead includes the frequent FIFO stalls and the copy of pipeline variables and enable signals (this overhead was reduced by the optimizations in Section VI as was shown in Table V). However, it is interesting to note in that for some benchmarks such as Toy_mpath and Stencil, FLASH is even faster than the VHLS C simulation (Table VI). This suggests that there is an unexpected factor which has negated the simulation speed overhead of the proposed flow. We found that this is largely attributed to the fact that the VHLS C simulator can allocate an unlimited FIFO buffer (Table I). To model FIFO, the VHLS C simulator uses the C++ Standard Template Library (queue.h), which incurs the overhead of dynamically allocating buffer and copying its content. For example, the C simulation time of Toy_mpath reduces from 0.765s to 0.128s if we replace FIFO library calls with fixed-size arrays (array size is set to the number of total FIFO elements written). The FLASH simulation flow does not have this problem because the FIFO library calls have been replaced with array-based communication (Section V-A3). The average slowdown of FLASH compared to the VHLS C simulation is 1.72X.

Compared to the RTL simulation, Verilator increases the simulation speed by 3.45X (=3,800X/1,080X). However, as mentioned in Section II, the speedup is limited because it is difficult to completely remove resource allocation and binding information from the RTL file after they have been added. FLASH does not have this overhead, and as a result, FLASH outperforms Verilator by two orders of magnitude while also achieving the cycle accuracy.

Please note that in our initial research stage, we also evaluated a similar code transformation flow that produces a SystemC simulation file. However, the overhead in the SystemC simulation environment caused a 2-3X slowdown compared to the proposed C-based flow, which motivated us to follow the current approach. Despite the slowdown, SystemC-based approach may be more useful to some tool developers if compatibility with existing SystemC simulation frameworks has a higher priority.
C. Accuracy

As explained in Section IV, the correctness problem is solved by simulating FIFO communication in a cycle-accurate manner. The data value and the data ordering has been verified by comparing the output of the FLASH simulator with that of the VHLS RTL simulator.

In Table VII we compare the cycle estimation accuracy with the VHLS synthesis report after we manually specify the maximum loop bound in the source code. The estimation error rate is small for Stencil, because [30] has a built-in mechanism to allocate adequate buffers to avoid FIFO stalls. For the rest of the benchmarks, we have applied a small (1-2) FIFO depth (e.g., Fig. 4). This causes the FIFO buffer to be frequently full and empty and increases execution cycles. Thus, the HLS synthesis report’s estimate is smaller than the RTL simulation result. For LUD and SpMV, on the other hand, the VHLS tool provides a very large overestimate of the execution cycles. The reason is that these applications have variable loop bounds, and VHLS generates the cycle estimate based on the maximum possible loop bounds [24]. FLASH simulates FIFO stalls and loops with variable bounds in a cycle-accurate fashion, and the estimated execution time accurately matches that of RTL simulation.

X. Concluding Remarks

With a new HLS software simulation flow based on the scheduling information, we were able to solve the correctness issue and also provide accurate performance estimation. A cycle-accurate simulation result was obtained three orders of magnitude faster than from RTL simulation, because the new simulation flow is not slowed by allocation / binding information and component library. We have described an automated code generation flow that enables this new simulation flow.

We hope that the promising results presented in this work will motivate the HLS commercial tool industry to provide additional routines that simulate based on the scheduling information only. This will substantially decrease the validation time of the customers who wish to rapidly estimate cycle-accurate performance, obtain correct output data, or detect possible deadlock situations. Note that in order to increase the readability of the code, we chose to generate the simulation file by transforming it from the source code; but tool vendors may also choose to generate the simulation file from the LLVM IR to exploit the LLVM optimizations.

One limitation of FLASH is that it does not model the stalls from the external memory access. We plan to incorporate this functionality in the future to provide accurate performance estimation for wider range of benchmarks. Another limitation is that FLASH serially simulates the pipelined/task-level parallelism. We plan to parallelize the implementation using Pthread/OpenMP so that large-scale simulation can be performed by exploiting multicore architecture.

Other future work includes allowing FLASH to provide a quick performance estimation for design space exploration of input-dependent benchmarks. Moreover, we hope to incorporate the Intel HLS flow if their tool’s synthesis report provides detailed scheduling information in the future.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>RTL sim</th>
<th>Viv HLS syn rpt</th>
<th>FLASH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Toy_mpath</td>
<td>4,500,010</td>
<td>4,000,019</td>
<td>4,500,010</td>
</tr>
<tr>
<td>Stencil</td>
<td>524,309</td>
<td>524,299</td>
<td>524,309</td>
</tr>
<tr>
<td>MD_sim</td>
<td>12,089</td>
<td>10,524</td>
<td>12,089</td>
</tr>
<tr>
<td>Mat_mul</td>
<td>330,006</td>
<td>131,075</td>
<td>330,006</td>
</tr>
<tr>
<td>Cholesky</td>
<td>40,741</td>
<td>34,996</td>
<td>40,741</td>
</tr>
<tr>
<td>NW</td>
<td>245,725</td>
<td>131,112</td>
<td>245,725</td>
</tr>
<tr>
<td>LUD</td>
<td>201,260</td>
<td>561,153</td>
<td>201,260</td>
</tr>
<tr>
<td>SpMV</td>
<td>163,859</td>
<td>395M</td>
<td>163,859</td>
</tr>
</tbody>
</table>

TABLE VII

Total execution cycles estimated by VHLS synthesis report and FLASH, and their error rate compared to the RTL-simulated result.

ACKNOWLEDGMENT

We are grateful to Xilinx for the generous software and hardware donation. We thank Seonmyeong Bak (Georgia Tech.), Professor Myrtyung Kim (UCLA), Chaosheng Shi (Xilinx), and Professor Zhiru Zhang (Cornell Univ.) for many helpful discussions and suggestions. We would also like to express our gratitude to the anonymous reviewers for their detailed comments and Marci Baun and Janice Wheeler for proofreading this paper.

REFERENCES
