

## ***Democratize Customizable Computing***

Jason Cong


Computer Science Department, UCLA

June 2019



# High-level synthesis for FPGA Programming is Real

- ◆ Here is the moon!



C-based HLS


**Better programmability**  
→ **Faster prototyping**  
→ **Faster development cycle**

Verilog/RTL

**However, it's not an easy journey**

- ◆ Commercial HLS tools are now widely used

- xPilot (UCLA 2006) → AutoPilot (AutoESL) → Vivado HLS (Xilinx 2011-)
- Intel® FPGA SDK for OpenCL™ (2016-)



## ***HLS Challenges and Solutions***

---


- ◆ Challenge 1: Heavy code reconstruction
  - Modern HLS tools require particular coding style for performance

## Not All C Programs Lead to Good Performance


- ◆ Example: The Needleman-Wunsch algorithm for sequence alignment

```
void engine(...) {
    int M[129][129];
    ...
loop1: for(i=0; i<129; i++) {M[0][i]=...}
loop2: for(j=0; j<129; j++) {M[j][0]=...}
loop3: for(i=1; i<129; i++) {
    for(j=1; j<129; j++) {...
        M[i][j]=...
    }}
    ...
}

void kernel(char seqAs[], char seqBs[],
            char alignedAs[], char alignedBs[]) {
    for (int i=0; i<NUM_PAIRS; i++) {
        engine(seqAs+i*128, seqBs+i*128,
              alignedAs+i*256, alignedBs+i*256);
    }
}
```



**~100x slow down compared to single-core CPU**




# Not All C Programs Lead to Good Performance

## ◆ Example: The Needleman-Wunsch algorithm for sequence alignment

```
void engine(...) {
    int M[129][129];
    ...
loop1: for(i=0; i<129; i++) {M[0][i]=...}
loop2: for(j=0; j<129; j++) {M[j][0]=...}
loop3: for(i=1; i<129; i++) {
    for(j=1; j<129; j++) {...
        M[i][j]=...
    }}
    ...
}


void kernel(char seqAs[], char seqBs[],
            char alignedAs[], char alignedBs[]) {
    for (int i=0; i<NUM_PAIRS; i++) {
        engine(seqAs+i*128, seqBs+i*128,
              alignedAs+i*256, alignedBs+i*256);
    }
}
```



# Not All C Programs Lead to Good Performance

- ◆ Example: The Needleman-Wunsch algorithm for sequence alignment


```
void engine(...) {  
    int M[129][129];  
    ...  
    loop1: for(i=0; i<129; i++) {M[0][i]=...}  
    loop2: for(j=0; j<129; j++) {M[j][0]=...}  
    loop3: for(i=1; i<129; i++) {  
        for(j=1; j<129; j++) {...  
            M[i][j]=...  
        }}  
    ...  
}  
  
void kernel(char seqAs[], char seqBs[],  
            char alignedAs[], char alignedBs[]) {  
    for (int i=0; i<NUM_PAIRS; i++) {  
        engine(seqAs+i*128, seqBs+i*128,  
              alignedAs+i*256, alignedBs+i*256);  
    }  
}
```



# Not All C Programs Lead to Good Performance

## ◆ Example: The Needleman-Wunsch algorithm for sequence alignment


```
void engine(...) {  
    int M[129][129];  
    ...  
    loop1: for(i=0; i<129; i++) {M[0][i]=...}  
    loop2: for(j=0; j<129; j++) {M[j][0]=...}  
    loop3: for(i=1; i<129; i++) {  
        for(j=1; j<129; j++) {...  
            M[i][j]=...  
        }  
    }  
    ...  
}  
  
void kernel(char seqAs[], char seqBs[],  
            char alignedAs[], char alignedBs[]) {  
    for (int i=0; i<NUM_PAIRS; i++) {  
        engine(seqAs+i*128, seqBs+i*128,  
              alignedAs+i*256, alignedBs+i*256);  
    }  
}
```



## How Can We Make it Work?

```
void engine(...) {
    int M[129][129];
    ...
    loop1: for(i=0; i<129; i++) {M[0][i]=...}
    loop2: for(j=0; j<129; j++) {M[j][0]=...}
    loop3: for(i=1; i<129; i++) {
        for(j=1; j<129; j++) {...
            M[i][j]=...
        }}
    ...
}

void kernel(char seqAs[], char seqBs[],
            char alignedAs[], char alignedBs[]) {
    for (int i=0; i<NUM_PAIRS; i++) {
        engine(seqAs+i*128, seqBs+i*128,
              alignedAs+i*256, alignedBs+i*256);
    }
}
```



# How Can We Make it Work?

Data transfer  
(DRAM & BRAM)

Coarse-grained  
parallelism

Computation

```


1. void buffer_load(
2. int flag,
3. double *global_in,
4. double local_in[PE][JOBS_PER_PE * VECTOR_LENGTH],
5. int *global_out,
6. int local_out[PE][JOBS_PER_PE]) {
7. #pragma HLS INLINE off
8. if (flag) {
9. for (int i = 0; i < PE; i++) {
10. memcpy(local_in[i], global_in + i * VECTOR_LENGTH * JOBS_PER_PE,
11. VECTOR_LENGTH * JOBS_PER_PE * 8);
12. memcpy(local_out[i], global_out + i * JOBS_PER_PE, JOBS_PER_PE * 4);
13. }
14. return;
15. }
16. void buffer_store(int flag, int *global_out, int local_out[PE][JOBS_PER_PE]) {
17. #pragma HLS INLINE off
18. if (flag) {
19. for (int i = 0; i < PE; i++)
20. memcpy(global_out + i * JOBS_PER_PE, local_out[i], JOBS_PER_PE * 4);
21. }
22. void buffer_compute(
23. int flag,
24. double in[PE][JOBS_PER_PE * VECTOR_LENGTH],
25. int len[PE][JOBS_PER_PE],
26. int out[PE][JOBS_PER_PE]) {
27. #pragma HLS INLINE off
28. if (flag) {
29. for (int i = 0; i < PE; i++)
30. #pragma HLS UNROLL
31. ProcessUnit(in[i], len[i], out[i]);
32. }
33. return;
34. }
35. return;
36. }
37. void ProcessUnit(double *in, int *len, int *out) {
38. // Original N-W function,
39. // roughly 70 lines of code
40. }

```

```

60. void argmax(int N, double *in, int *lengths, int *output)
61. {
62. #pragma HLS INTERFACE m_axi port=in offset=slave bundle=gmem
63. #pragma HLS INTERFACE m_axi port=lengths offset=slave bundle=gmem1
64. #pragma HLS INTERFACE m_axi port=output offset=slave bundle=gmem2
65. #pragma HLS INTERFACE s_axilite port=N bundle=control
66. #pragma HLS INTERFACE s_axilite port=in bundle=control
67. #pragma HLS INTERFACE s_axilite port=output bundle=control
68. #pragma HLS INTERFACE s_axilite port=return bundle=control
69.
70. double buf_in_x[PE][JOBS_PER_PE * VECTOR_LENGTH];
71. #pragma HLS ARRAY_PARTITION variable=buf_in_x complete dim=1
72. double buf_in_y[PE][JOBS_PER_PE * VECTOR_LENGTH];
73. #pragma HLS ARRAY_PARTITION variable=buf_in_y complete dim=1
74. double buf_in_z[PE][JOBS_PER_PE * VECTOR_LENGTH];
75. #pragma HLS ARRAY_PARTITION variable=buf_in_z complete dim=1
76.
77. int buf_in_x[PE][JOBS_PER_PE];
78. #pragma HLS ARRAY_PARTITION variable=buf_in_x complete dim=1
79. int buf_in_y[PE][JOBS_PER_PE];
80. #pragma HLS ARRAY_PARTITION variable=buf_in_y complete dim=1
81. int buf_in_z[PE][JOBS_PER_PE];
82. #pragma HLS ARRAY_PARTITION variable=buf_in_z complete dim=1
83.
84. int buf_out_x[PE][JOBS_PER_PE];
85. #pragma HLS ARRAY_PARTITION variable=buf_out_x complete dim=1
86. int buf_out_y[PE][JOBS_PER_PE];
87. #pragma HLS ARRAY_PARTITION variable=buf_out_y complete dim=1
88. int buf_out_z[PE][JOBS_PER_PE];
89. #pragma HLS ARRAY_PARTITION variable=buf_out_z complete dim=1
89.
90. int num_batches = N / JOBS_PER_BATCH;
91.
92. for (int i = 0; i < num_batches + 2; i++) {
93. int load_flag = i >= 0 && i < num_batches;
94. int compute_flag = i >= 1 && i < num_batches + 1;
95. int store_flag = i >= 2 && i < num_batches + 2;
96. if (i % 3 == 0) {
97. buffer_load(load_flag, in + i * VECTOR_LENGTH * JOBS_PER_BATCH, buf_in_x,
98. lengths + i * JOBS_PER_BATCH, buf_in_x);
99. buffer_compute(compute_flag, buf_in_x, buf_in_y, buf_out_x);
100. buffer_store(store_flag, output + (i - 2) * JOBS_PER_BATCH, buf_out_x);
101. }
102. else if (i % 3 == 1) {
103. buffer_load(load_flag, in + i * VECTOR_LENGTH * JOBS_PER_BATCH, buf_in_y,
104. lengths + i * JOBS_PER_BATCH, buf_in_y);
105. buffer_compute(compute_flag, buf_in_y, buf_in_z, buf_out_y);
106. buffer_store(store_flag, output + (i - 2) * JOBS_PER_BATCH, buf_out_y);
107. }
108. else if (i % 3 == 2) {
109. buffer_load(load_flag, in + i * VECTOR_LENGTH * JOBS_PER_BATCH, buf_in_z,
110. lengths + i * JOBS_PER_BATCH, buf_in_z);
111. buffer_compute(compute_flag, buf_in_z, buf_in_x, buf_out_x);
112. buffer_store(store_flag, output + (i - 2) * JOBS_PER_BATCH, buf_out_x);
113. }
114. }
115. return;
116. }

```




Coarse-grain  
pipeline

**>1,000x speedup over single thread CPU!  
...but also lots of efforts (~200 lines)!**

# Merlin Compiler: Simplify Code Reconstruction

## ◆ Overview




## ◆ Pragma-based transformations (similar to OpenMP)

Merlin Pragmas	Description	Vivado HLS
parallel	<b>Coarse-grained:</b> Wrap the computation to a function for HLS to generate PEs	Require code reconstruction
	<b>Fine-grained:</b> Partition array properly	Require manual memory partition
	<b>Reduction:</b> Construct a reduction tree	Require code reconstruction
pipeline	<b>Coarse-grained:</b> Create load-compute-store pipeline to overlap data transfer and compute	Require code reconstruction
	<b>Fine-grained:</b> Fully unroll all sub-loops if needed	Supported

**More coarse-grained transformations compared to commercial HLS tools**

# Merlin Compiler: Simplify Code Reconstruction

## Overview




## Example: simply add 3 pragmas to achieve the same performance

```
void kernel(int N, char seqA[], char seqB[],
           char outA[], char outB[]) {
```

```
#pragma ACCEL parallel=64
```

```
#pragma ACCEL pipeline
```

```
for (int i=0; i<N; i++) {
    engine(seqA+i*128, seqB+i*128,
          outA+i*256, outB+i*256);
}
```



```
1. void buffer_load(
2. int flag,
3. double *global_in,
4. double local_in[PE][JOBS_PER_PE * VECTOR_LENGTH],
5. int *global_out,
6. int local_out[PE][JOBS_PER_PE]) {
7. #pragma HLS INLINE off
8. if (flag) {
9. for (int i=0; i<PE; i++) {
10. memcpy(local_in[i], global_in + i * VECTOR_LENGTH * JOBS_PER_PE,
11.         VECTOR_LENGTH * JOBS_PER_PE * 8);
12. }
13. }
14. return;
15. }
16. void buffer_store(int flag, int *global_out, int local_out[PE][JOBS_PER_PE]) {
17. #pragma HLS INLINE off
18. if (flag) {
19. for (int i=0; i<PE; i++) {
20. memcpy(global_out + i * JOBS_PER_PE, local_out[i], JOBS_PER_PE * 4);
21. }
22. }
23. void buffer_compute(
24. int flag,
25. double in[PE][JOBS_PER_PE * VECTOR_LENGTH],
26. int len[PE][JOBS_PER_PE],
27. #pragma HLS INLINE off
28. if (flag) {
29. for (int i=0; i<PE; i++) {
30. #pragma HLS UNROLL
31. ProcessIn[0], len[i], out[i];
32. }
33. }
34. }
35. return;
36. }
37. void ProcessIn(double *in, int *len, int *out) {
38. // Original N-W function,
39. // roughly 70 lines of code
40. }
```

```
60. void argmax(int N, double *in, int *lengths, int *output)
61. {
62. #pragma HLS INTERFACE m_axi port=in offset=slave bundle=gmem
63. #pragma HLS INTERFACE m_axi port=lengths offset=slave bundle=gmem2
64. #pragma HLS INTERFACE s_axi port=output bundle=control
65. #pragma HLS INTERFACE s_axi port=in bundle=control
66. #pragma HLS INTERFACE s_axi port=lengths bundle=control
67. #pragma HLS INTERFACE s_axi port=output bundle=control
68. #pragma HLS INTERFACE s_axi port=return bundle=control
69. }
70. double buf_in_x[PE][JOBS_PER_PE * VECTOR_LENGTH];
71. #pragma HLS ARRAY_PARTITION variable=buf_in_x complete dim=1
72. double buf_in_y[PE][JOBS_PER_PE * VECTOR_LENGTH];
73. #pragma HLS ARRAY_PARTITION variable=buf_in_y complete dim=1
74. double buf_in_z[PE][JOBS_PER_PE * VECTOR_LENGTH];
75. #pragma HLS ARRAY_PARTITION variable=buf_in_z complete dim=1
76. int buf_in_x[PE][JOBS_PER_PE];
77. #pragma HLS ARRAY_PARTITION variable=buf_in_x complete dim=1
78. int buf_in_y[PE][JOBS_PER_PE];
79. #pragma HLS ARRAY_PARTITION variable=buf_in_y complete dim=1
80. int buf_in_z[PE][JOBS_PER_PE];
81. #pragma HLS ARRAY_PARTITION variable=buf_in_z complete dim=1
82. int buf_out_x[PE][JOBS_PER_PE];
83. #pragma HLS ARRAY_PARTITION variable=buf_out_x complete dim=1
84. int buf_out_y[PE][JOBS_PER_PE];
85. #pragma HLS ARRAY_PARTITION variable=buf_out_y complete dim=1
86. int buf_out_z[PE][JOBS_PER_PE];
87. #pragma HLS ARRAY_PARTITION variable=buf_out_z complete dim=1
88. int num_batches = N / JOBS_PER_BATCH;
89. for (int i=0; i< num_batches + 2; i++) {
90. int load_flag = i % 2 && i < num_batches;
91. int compute_flag = i >= 1 && i < num_batches + 1;
92. int store_flag = i >= 2 && i < num_batches + 2;
93. if (i % 3 == 0) {
94. buffer_load(load_flag, in + i * VECTOR_LENGTH * JOBS_PER_BATCH, buf_in_x,
95.             lengths + i * JOBS_PER_BATCH, buf_in_x);
96. buffer_compute(compute_flag, buf_in_x, buf_in_y, buf_out_x);
97. buffer_store(store_flag, output + (i - 2) * JOBS_PER_BATCH, buf_out_x);
98. }
99. else if (i % 3 == 1) {
100. buffer_load(load_flag, in + i * VECTOR_LENGTH * JOBS_PER_BATCH, buf_in_y,
101.             lengths + i * JOBS_PER_BATCH, buf_in_y);
102. buffer_compute(compute_flag, buf_in_y, buf_in_z, buf_out_y);
103. buffer_store(store_flag, output + (i - 2) * JOBS_PER_BATCH, buf_out_y);
104. }
105. else if (i % 3 == 2) {
106. buffer_load(load_flag, in + i * VECTOR_LENGTH * JOBS_PER_BATCH, buf_in_z,
107.             lengths + i * JOBS_PER_BATCH, buf_in_z);
108. buffer_compute(compute_flag, buf_in_z, buf_in_x, buf_out_x);
109. buffer_store(store_flag, output + (i - 2) * JOBS_PER_BATCH, buf_out_x);
110. }
111. return;
112. }
```

Available from Falcon Computing: <https://www.falconcomputing.com>

## ***HLS Challenges and Solutions***

---

- ◆ Challenge 1: Heavy code reconstruction
  - Modern HLS tools require particular coding style for performance
  - ***Solution: The Merlin compiler***
- ◆ Challenge 2: Large design space
  - Should we use coarse-grained pipeline?
  - What parallel factor should we use for each loop?
  - How to determine on-chip buffer sizes?


# Automated Design Space Exploration Framework

## Design Space

- A general design space representation

## Search Approach

- Multi-armed bandit approach with meta-heuristics
- Gradient-based approach with design bottleneck analysis



## Evaluation Methodology

Evaluate the design quality using commercial HLS tools

## Gradient Search Approach


- ◆ Toward to the single-move design point according to gradient

- $Gradient \sim FiniteDifference = \frac{\Delta Latency}{\Delta Resource Util.}$

- ◆ Guarantee to improve QoR every iteration

- ◆ Challenges

- Unpredictable HLS tool behavior
- Serious local optimal problem
- Long evaluation time (30 mins – 1 hr)




## ***Strategies to Avoid Local Optimal inspired by VLSI Physical Design***

---

- ◆ Design space partition
  - Separate design points with huge QoR different
- ◆ Adaptive line search
  - Try the option that may not result in weird QoR (e.g., power of two factors)
- ◆ Multi-scale V-cycle
  - Group the parameters that should be explored together and release them later

# Design Bottleneck Analysis

## ◆ Performance bottleneck analysis with Merlin performance report



## ◆ Gradient-based search approach improvement

- Identify a small set of critical parameters by bottleneck analysis
- Parallel explore the factors of the critical parameter to avoid local optimal

## ***HLS Challenges and Solutions***

---

- ◆ Challenge 1: Heavy code reconstruction
  - Modern HLS tools require particular coding style for performance
  - ***Solution: The Merlin compiler***
- ◆ Challenge 2: Large design space
  - Should we use coarse-grained pipeline?
  - What parallel factor should we use for each loop?
  - How to determine on-chip buffer sizes?
  - ***Solution: Automated design space exploration***

# Experimental Results

## ◆ Configuration

- Amazon EC2 F1 instance (f1.2xlarge) with 8-core CPU and 122 GB memory
- Xilinx Vertex UltraScale+™ VU9P FPGA
- 4 hour DSE with 8 threads

## ◆ Benchmark: Machsuite, RodiniaUCLA, AlexNet

- Baseline: Single-thread CPU
- Reference: Manual optimization with Merlin pragmas

## ◆ Results


- 11/12 cases achieve >80% manual performance

Benchmark	Design Space	Ratio to Manual (%)	Speedup over CPU
AES	3.11E+09	100%	3774.69
NW	1.51E+09	97.67%	3387.46
KMP	5.76E+03	52.24%	5.04
GEMM	1.26E+09	100%	16.25
SPMV	5.76E+03	100%	1.73
STENCIL-2D	9.70E+09	94.00%	0.39
STENCIL-3D	1.94E+06	100%	2.65
BACKPROP	1.15E+04	100%	7.71
KMEANS	2.49E+05	99.18%	34.82
KNN	1.90E+04	99.84%	9.48
PATHFINDER	5.18E+03	88.62%	0.16
CONV	1.50E+28	93.96%	55.06
<b>Geometric Mean</b>	<b>1.26E+08</b>	<b>93.78%</b>	<b>13.69</b>

*2<sup>nd</sup> place (w. necessary code change) in 51 submissions of UCLA CS133*


## Higher Level Abstraction -- Domain-Specific Languages (DSL) Support?

- ◆ We are now traveling to the Mars!



- ◆ Advantages of raising the abstraction level to DSLs
  - Expend the usability and accessibility of FPGAs
  - Further improve the programmability
  - Clearer scheduling information to achieve better performance

# From Domain-Specific Languages (DSLs) to FPGAs



## DSL Synthesis Challenges

- ◆ Challenge 1: Semantic transferring (functionality)
  - A DSL-to-C compiler that translates syntax while preserving the semantics

```
rdd.map(seqs => {  
  val M = Array.ofDim[Int](129, 129)  
  ...  
  var i = 0, j = 0  
  while (i < 129) { M(0)(i) ... }  
  while (j < 129) { M(j)(0) ... }  
  ...  
  (alignedA, alignedB)  
})
```



```
void engine(...) {  
  int M[129][129];  
  ...  
  loop1: for(i=0; i<129; i++) {M[0][i]=...}  
  loop2: for(j=0; j<129; j++) {M[j][0]=...}  
}  
void kernel(char seqAs[], char seqBs[],  
            char alignedAs[], char alignedBs[]) {  
  for (int i=0; i<NUM_PAIRS; i++) {  
    engine(seqAs+i*128, seqBs+i*128,  
          alignedAs+i*256, alignedBs+i*256);  
  }  
}}
```

## More DSL Synthesis Challenges

- ◆ Challenge 1: Semantic equivalence
- ◆ Challenge 2: Design pattern preservation (opportunity)
  - Perverse as many DSL information as possible to help tuning performance
  - How to reflect all scheduling “hints” to the generated HLS code?
  - How to optimize the piece with no hints?

*Indicate the ideal scheduling way*

```
rdd.map(seqs => {
  val M = Array.ofDim[Int](129, 129)
  ...
  var i = 0, j = 0
  while (i < 129) { M(0)(i) ... }
  while (j < 129) { M(j)(0) ... }
  ...
  (alignedA, alignedB)
})
```




```
void engine(...) {
  int M[129][129];
  ...
  loop1: for(i=0; i<129; i++) {M[0][i]=...}
  loop2: for(j=0; j<129; j++) {M[j][0]=...}
}
void kernel(char seqAs[], char seqBs[],
            char alignedAs[], char alignedBs[]) {
  for (int i=0; i<NUM_PAIRS; i++) {
    engine(seqAs+i*128, seqBs+i*128,
          alignedAs+i*256, aligne
  }
}
```

*What should we do?*

*Let HLS tool duplicate PEs*

# Example 1: From DSL to FPGAs




# S2FA Framework Overview

## ◆ Programming model

```
@S2FA_Kernel(Vector.values:128)
def call(seqA: Vector, seqB: Vector) = { ... }
```

Java annotation to provide necessary information

## ◆ Overview




# S2FA Evaluation Results

## ◆ Platform


- Amazon EC2 F1 instance (f1.2xlarge) with Xilinx Vertex UltraScale+™ VU9P FPGA

## ◆ Results

- Achieve 181.5x performance over the baseline (single-thread JVM)
- Achieve 85% performance on average of manual designs




## Example 2: From DSL to FPGAs



# HeteroCL Programming Model (Joint Work between Cornell & UCLA)

- ◆ A novel intermediate language that explicitly exposes heterogeneity in three dimensions
  - in programming model with mixed declarative and imperative code
  - in optimization with decoupled algorithm and compute/data customization
  - in hardware targets with flexible code and data placement

Open source: <https://vast.cs.ucla.edu/software/heterocl>  
<https://github.com/cornell-zhang/heterocl>




# Initial Auto-HeteroCL Results

## ◆ Platform


- Amazon EC2 F1 instance (f1.2xlarge) with 8-core CPU and 122 GB memory
- Xilinx Vertex UltraScale+™ VU9P FPGA

## ◆ Gradually apply loop transformation scheduling primitives with DSE




Design	V1	V2
DIGITREC	+Loop Merging	+Loop reorder
KMEANS	+Loop reorder	N/A
S-W	N/A	N/A
CONV	+Loop Splitting	+Loop reorder

## Another Example: Support of In-Storage Acceleration [ATC'2019]



# Summary – Democratization of Customization by Better Automations & Higher Level of Abstraction

Good progress, a lot more to be done!



Goal: You innovate (in algorithm, application ...), we automate (compiling to customized hardware)

## Acknowledgements: NSF, CRISP, and CDSC Industrial Partners

### Multi-year Efforts by Students, Postdocs, and Collaborators



Yuze Chi  
(UCLA)



Young-kyu Choi  
(UCLA)



Prof. Miryung Kim  
(UCLA)



Prof. Louis-Noël  
Pouchet  
(UCLA/colostate)



Prof. Adrian Sampson  
(Cornell Univ.)



Prof. Vivek Sarkar  
(Georgia Tech)



Jie Wang  
(UCLA)



Yi-Hsiang Lai  
(Cornell)




Yuxin Wang  
(PKU/Falcon)



Peng Wei  
(UCLA)



Di Wu  
(UCLA/Falcon)



Hao Yu  
(UCLA/Falcon)



Dr. Peng Zhang  
(UCLA/Falcon)



Prof. Zhiru Zhang  
(Cornell Univ.)



Peipei Zhou  
(UCLA)



Yuan Zhou (Cornell)