High Efficiency VLSI Implementation of an Edge-directed Video Up-scaler Using High Level Synthesis

Meng Li1,3, Peng Zhang2, Chuang Zhu1, Huizhu Jia*, Xiaodong Xie1, Jason Cong2,3, Wen Gao1
1National Engineering Laboratory for Video Technology, Peking University, Beijing, China
2Computer Science Department, University of California, Los Angeles, USA
3UCLA/PKU Joint Research Institute in Science and Engineering

{mmli,czhu,hzjia,donxie,wgao}@pku.edu.cn, {pengzh,cong}@cs.ucla.edu

Abstract—Image scaling is a fundamental algorithm used in a large range of digital image applications. In this paper, we propose an efficient VLSI architecture for a novel edge-directed linear interpolation algorithm. Our VLSI design is implemented using high level synthesis (HLS) tool, which generates RTL modules from C/C++ functions. HLS provides significantly improved design productivity compared to the traditional RTL-based design flow. So we explored a large design space including several fine-grained and coarse-grained optimizations in the pipeline architecture design. Our architecture is verified in a working system based on Xilinx Kintex-7 FPGA. Experiments show that our design can process UHD (3840*2160) videos at 30fps with moderate resource utilization.

Index Terms—interpolation, VLSI implementation, High Level Synthesis, FPGA, UHD, video scaling.

I. INTRODUCTION

Image scaling is widely used in many digital applications on the consumer electronics field, such as digital camera, mobile phone, high-definition television, tablet computer and so on. In these applications, we need to enlarge the images in a low resolution video to fit the high-resolution screen, especially with the popularity of ultra-high definition (UHD) television.

In general, there are two categories of image scaling algorithms: linear and nonlinear methods. Classical linear interpolation methods have the benefit of low complexity, such as the most widely used bilinear interpolation and bicubic interpolation methods. However, these algorithms tend to generate blocking and aliasing artifacts because they do not take the geometry structures of the image texture into account. To improve the performance, Xin et al. [1] proposed a new edge-directed interpolation method, which substantially improves the subjective quality of the interpolated images over conventional linear interpolation by estimating local covariance coefficients based on geometric duality. Zhang et al. [2] proposed a new edge-guided nonlinear interpolation technique through directional filtering and data fusion, where missing pixels are fused by the linear minimum mean square-error estimation technique. However, these high quality image scaling algorithms are hard to be implemented in VLSI due to the high complexity and high memory bandwidth requirement. To derive a real-time video scaling application, Kim et al. [3] proposed an area-pixel model which has fine-edge and changeable smoothness. Nuno et al. [4] proposed a FPGA design based on bicubic interpolation algorithm. Chen et al. [5] proposed a VLSI design based on edge-oriented technique, in which a simple edge catching technique is adopted to preserve the image edge features effectively. Chen et al. [6] presented a low-cost high-quality scaling implementation and used a T-model convolution kernel to minimize the memory buffers. But the subjective quality of these fast interpolation methods is not satisfactory.

In our previous work [7], an interpolation algorithm based on local structure estimation was proposed, which preserved the local structure well and had a low complexity. In this paper, we propose an efficient VLSI implementation based on [7], including some hardware-oriented algorithm optimization. The VLSI architecture is implemented using high level synthesis [8] tool which raises the level of abstraction beyond register transfer level (RTL) and gives us better control over the optimizations of the system architecture. Some fine-grained and coarse-grained optimization methods for the full pipelining design are also discussed, such as how to handle the streaming data to avoid large line buffer and high memory requirement. Our verification platform is Xilinx Kintex-7 FPGA, on which we explore different design options and get the optimal solution using Pareto-optimal method. Our design can process a video resolution of UHD (3840*2160) at 30f/s in real time with moderate resource utilization, which outperforms all the other existing methods so far.

II. ALGORITHM OVERVIEW

Without loss of generality, the algorithm that implemented to scale up a still image by a factor of two in each spatial dimension is first considered. For 2-D images signals, texture direction is very important since such direction related property of edges directly affects the visual quality around edge areas, which inspires us to build an edge prediction model to get the direction property and estimate the high-resolution pixels from its low-resolution (LR) counterpart based on the geometric regularity in the local area.

This work is partially supported by grants from the Chinese National Natural Science Foundation under contract No.61171139, the Major National Scientific Instrument and Equipment Development Project of China under contract No. 2013YQ030967, and National High Technology Research and Development Program of China (863 Program) under contract No.2012AA011703.

Fig. 1 Proposed image interpolation algorithm when interpolating even pixels(a) and odd pixels(b). The edge prediction model is a system of linear equations

\[ \hat{\mathbf{b}} = A\mathbf{x} \]

where \( \hat{\mathbf{b}} \) represents the predicted values on each
direction with $\mathbf{b} = (b_1, b_2, ..., b_M)^T \in R^M$, $A = (a_{i,j})_{M \times N}$ is a $M \times N$ matrix, in which each row represents $N$ pixels in $M$-th direction, and $\mathbf{x} = (x_1, x_2, ..., x_N)^T \in R^N$ is a set of linear filter coefficients. According to [7], the matrix $A$ is constrained to $2 \times 4$, which means we use 4 pixels on 2 mutually orthogonal directions, and the area is marked with two mutually orthogonal lines illustrated in Fig.1. Also, vector $\mathbf{x} = (-1/8, 5/8, 5/8, -1/8)^T$ is a set of typical low-pass filter coefficients. Considering all the pixels in LR image are known, weight values (represented by $\mathbf{w}$) can be described as prediction errors between the true pixel values and their predicted ones. We can get vector $\mathbf{w}$ after applying this model to four pixels around the pixel to be interpolated by (1), where $\mathbf{y} = (p_{i,j}, p_{i+1,j})^T$ and $p_{i,j}$ is the original pixel value.

$$\mathbf{w} = \sum_{k=1}^{4} (\mathbf{b} - \mathbf{y})_k = (w_1, w_2)^T \quad (1)$$

Then the elements of vector $w$ are normalized into 0~1. To achieve the tradeoff between performance and hardware cost, a second order model is used in the normalization:

$$w_1^* = \frac{w_2^2}{w_2^2 + w_2^2}; \quad w_2^* = 1 - w_1^* \quad (2)$$

At last, the prediction model is applied to the missing pixel and the interpolated value can be obtained by

$$p = \mathbf{w}^T A \mathbf{x} \quad (3)$$

This model is also adaptive when interpolating the interlacing lattice $Y_{i,j}(i + j = odd)$ from the lattice $Y_{i,j}(i + j = even)$, as shown in Fig.1(b).

III. VLSI ARCHITECTURE

Different from the traditional design flows based on RTL descriptions such as Verilog, our architecture design is described in C code, and converted into RTL automatically by HLS tools. HLS raises the level of abstraction beyond register-level to increase the pipeline performance. In this design, we propose an architecture combining array partitioning and a two-level data reuse (DR) scheme (block-level and register-level) to increase the pipeline performance. The calculation of an interpolated pixel as in Fig. 4 requires a window of the neighboring four original pixels. And the windows of the successive pixels overlapped, which provide the opportunity to reuse the input data between loop iterations.

generator (WG), and pixel calculator (PC). This is a line-based streaming structure where the first pipeline stage processes pixels line by line and directly stores them in the parallel memory unit in the second stage; the second stage will start processing when all the pixels required arrive.

To reduce the complexity of multiplication operation in the computation of $\mathbf{b} = A \mathbf{x}$, we convert the floating-point operations into the fixed-point ones. To keep the computation precision, pixel values are first left-shifted by 3 before the multiplication and right-shifted by 3 after that. In the design, MP and LP have six addition operators respectively. According to (1) and (2), WG has one addition, one subtraction, two multiplications and one division, respectively. Adding up two multiplications and one addition in PC, the whole design has 14 adders, 3 subtracters, 4 multipliers, and 1 divider.

B. Detailed Optimizations

1) Loop unrolling and loop pipelining

By default the iterations of loops in C code are executed sequentially in HLS, and the same operations in different iterations share the same hardware resources. By simply adding a pragma AP UNROLL in loop $i$, multiple parallel hardware duplications of the loop body are created to improve the throughput, as shown in Fig.3.

In addition, pipelining is also a commonly used technique which allows concurrent execution of operations to improve the throughput. By adding a “pipeline” pragma in loop $j$ (see Fig.3), HLS will generate the pipeline data path for these operations, allowing executions of successive loop iterations to overlap in time. By HLS, we can avoid the non-trivial register insertion and retiming tuning in manual RTL design.

2) Data reuse and Memory partitioning

As we can see from Fig.1, multiple data elements in the same array are required simultaneously in each clock cycle, but the typical on-chip SRAM in FPGAs only have two access ports(such as Xilinx Block RAM). Due to this resource contention, the minimum achievable pipeline initiation interval (II) is limited, which is the cycles between the execution start time of the successive loop iterations. In this design, we propose an architecture combining array partitioning and a two-level data reuse (DR) scheme (block-level and register-level) to increase the pipeline performance.

The calculation of an interpolated pixel as in Fig. 4 requires a window of the neighboring four original pixels. And the windows of the successive pixels overlapped, which provide the opportunity to reuse the input data between loop iterations.
As in Fig.4, buf1_up is used to store a row of intermediate results in the overlapped area. In the same way, buf1_down is used to store the intermediate results in the overlapped area of a single row. Thus, after the block level DR scheme, only two pixels marked by asterisk pass through the pixel prediction model-LP and MP. As described in Fig.4, the two mutually orthogonal lines cover all the pixel access, and there are 14 memory accesses in one cycle period. To further reduce data access redundancy, a shift register chain structure marked by dotted box is proposed to achieve register level DR.

After applying the two-level DR scheme, we need to fetch 5 pixels in one cycle period. Then memory partitioning is used to place the original array into 5 non-overlapping banks, and each bank is implemented with a separate memory block to allow simultaneous accesses to different banks. By rewriting the two-dimensional array to five one-dimensional arrays, HLS will automatically divide the array into 5 partitions (each partition is a single line of the array). Thus, no access conflict and data dependency exists, and pipeline II can be minimized to 1 clock cycle.

3) Loop tiling

Line buffers typically utilize significant on-chip memory resource in image processing design. With the popularity of UHD resolution, even a single-line buffer will cost huge hardware resource. By simply transforming the for loop in C code, the traditional line-based scanning can be changed into a tiled pattern, as shown in Fig.5. Thus, the original line buffer size can be reduced according to the tile size. The overhead of this new scanning method is the pipeline setup time when we start a new row in the tile, which is also related to the tile size. In section IV, we will discuss how to make the tradeoff.

4) Double buffer and Software pipelining

Fig.4 shows that LMU consists of five memory banks after partitioning and each bank stores the data of a pixel line. The problem is that every time before starting the computation process, LMU needs to fetch data from external DDR. To overlap the communication and computation, an additional line buffer is used as double buffer to prefetch data used in next iteration. Besides the double buffer used in LMU, we also use double buffer (buf1 and buf2 in Fig.7) when writing back to DDR.

As for the parallelism inside computation process, software pipelining is adopted to guarantee five lines of data in LMU are under the computation process concurrently while the additional line buffer is reading from DDR. By default, two functions sharing no common arguments will be executed in parallel in HLS. Using a special coding style as in Fig 7, we can achieve the block-level data flow pipelining as in Fig 6.

Assume that each processing element is composed of 4 components (represented by function read(), process1(), process2(), write() respectively). The first component reads data from DDR and stores them in LMU of stage one; the second component reads from LMU at stage one, performs computation of pixel $Y_{ij}(i + j = even)$, and then writes the result to LMU at stage two; the third component reads from LMU at stage two, performs computation of pixel $Y_{ij}(i + j = odd)$, and then writes the result into a temporary on-chip buffer; the last component writes the data back into DDR. The pseudo code is shown in Fig.7, where block1_N and block2_N stand for the Nth bank of the LMU at stage one and stage two, respectively. When coming to a new iteration, function read() refresh a single line data from DDR, in which mod operation is used instead of data shift operation.

```c
for(k=7;k<(height+6);k++){
    if(k%6==0){
        read(block1_1);
        process1(block1_2~block1_6,block2_1,block2_2);
        process2(block2_3~block2_12,buf2);
        write(buf1);
    }...
    if(k%6==5){
        read(block1_6);
        process1(block1_1~block1_5,block2_11,block2_12);
        process2(block2_1~block2_10,buf1);
        write(buf2);
    }
}
```

Fig.6 Scheduling of the parallel tasks

IV. EXPERIMENTAL RESULTS

This interpolation algorithm is first described using C code, and then synthesized into RTL using Xilinx Vivado HLS version 2013.2, and implemented into FPGA configuration by Xilinx ISE 14.4. Our verification target is Xilinx Kintex-7 FPGA KC705 platform. The execution performance is measured by a hardware timer integrated in FPGA.
A. Subjective qualities and PSNR results

Our design is tested by grey level image, and the PSNR results compared with other publications are listed in Table 1, including BL, BC, NEDI in [1] and fusion in [2]. Our previous work [7] is the software implementation for a hardware-oriented algorithm. Our PSNR result outperforms the first four references and just has a slight loss compared to [7] as the fixed-point operation and simplified data normalization. Subjective results shown in Fig. 8 also validate the excellent quality of our design, especially for the details in the edges.

<table>
<thead>
<tr>
<th>Images</th>
<th>BL</th>
<th>BC</th>
<th>NEDI</th>
<th>fusion</th>
<th>org</th>
<th>our</th>
</tr>
</thead>
<tbody>
<tr>
<td>Foreman 352x288</td>
<td>29.82</td>
<td>30.01</td>
<td>30.49</td>
<td>30.46</td>
<td>30.60</td>
<td>30.52</td>
</tr>
<tr>
<td>Lena352x288</td>
<td>30.13</td>
<td>30.42</td>
<td>30.53</td>
<td>30.27</td>
<td>30.89</td>
<td>30.84</td>
</tr>
<tr>
<td>News 352x288</td>
<td>28.84</td>
<td>29.38</td>
<td>28.73</td>
<td>29.16</td>
<td>30.17</td>
<td>29.94</td>
</tr>
<tr>
<td>Football 352x288</td>
<td>27.42</td>
<td>28.04</td>
<td>27.38</td>
<td>27.38</td>
<td>28.61</td>
<td>28.53</td>
</tr>
<tr>
<td>Ice 704x576</td>
<td>35.36</td>
<td>35.74</td>
<td>35.92</td>
<td>36.42</td>
<td>36.54</td>
<td>36.27</td>
</tr>
<tr>
<td>Crew704x576</td>
<td>36.31</td>
<td>36.98</td>
<td>35.81</td>
<td>36.56</td>
<td>37.03</td>
<td>36.93</td>
</tr>
<tr>
<td>Calendar 1280x720</td>
<td>28.10</td>
<td>28.25</td>
<td>27.64</td>
<td>28.32</td>
<td>28.54</td>
<td>28.53</td>
</tr>
<tr>
<td>Raven 1280x720</td>
<td>42.52</td>
<td>43.68</td>
<td>42.63</td>
<td>43.03</td>
<td>43.91</td>
<td>43.42</td>
</tr>
<tr>
<td>Average</td>
<td>32.31</td>
<td>32.81</td>
<td>32.39</td>
<td>32.70</td>
<td>33.29</td>
<td>33.12</td>
</tr>
</tbody>
</table>

B. Design space exploration

In this section, we will explore different design spaces, including different tile size, pipeline versus parallelism and different duplication factor to balance the pipeline. As we can see from Fig. 6, the pipeline structure is most effective when each task has the same latency. In data communication part, we assign ports counting as allocating bandwidth between function read() and write(). And different duplication factors are tested on data computation part to get balance between communication and computation.

As shown in Fig. 9, the performance and hardware resource utilization shown for each design. Each point in Fig. 9 represents a design option with specified tile size (TS), pipeline II (PI) and parallelism factor (PF). Large tile size is supposed to have better performance, while memory utilization stands out when TS exceeds 1024, like design 4. Though smaller pipeline II deserves more effort, parallelism brings more significant increase on resource consumption, like design 10 compared with design 3. According to Pareto-optimal method, design 3 and 7 are considered for the final design, where design 3 is a normal design (chosen for the test in section C) and design 7 has duplication resources whereas double throughput.

C. Comparison with other VLSI designs

Table 2 lists the comparison results of five low-complexity VLSI designs. Compared with the four previous designs, this work can process a video resolution of UHD (3840*2160) at 30f/s in real time with moderate resource utilization, which outperforms all the other methods.

<table>
<thead>
<tr>
<th>FPGA device/ASIC Library</th>
<th>Win3</th>
<th>BC4</th>
<th>edge5</th>
<th>method6</th>
<th>proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core Area</td>
<td>29K gate counts</td>
<td>890 CLBs</td>
<td>1.06K logic elements</td>
<td>6.08K gate counts</td>
<td>0.98K logic elements</td>
</tr>
<tr>
<td>Max Frequency</td>
<td>65MHz</td>
<td>100MHz</td>
<td>109MHz</td>
<td>280MHz</td>
<td>300MHz</td>
</tr>
<tr>
<td>Throughput (pixels)</td>
<td>NA</td>
<td>NA</td>
<td>200M</td>
<td>280M</td>
<td>300M</td>
</tr>
</tbody>
</table>

V. CONCLUSION

We proposed an efficient VLSI implementation for an interpolation algorithm in this paper. Our VLSI architecture is synthesized using high level synthesis tool, and some fine- and coarse-grained optimization methods were discussed for the pipelining design. We perform design space exploration and find the Pareto-optimal solutions on FPGA target. And our working design can process a video resolution of UHD at 30f/s in real time with moderate resource utilization.

REFERENCE