Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks