Pseudopin Assignment with Crosstalk Noise Control Read more about Pseudopin Assignment with Crosstalk Noise Control
An Interconnect-Centric Design Flow for Nanometer Technologies Read more about An Interconnect-Centric Design Flow for Nanometer Technologies
Performance-Driven Technology Mapping for Heterogeneous FPGAs Read more about Performance-Driven Technology Mapping for Heterogeneous FPGAs
Structural Gate Decomposition for Depth-Optimal Technology in LUT-based FPGA Designs Read more about Structural Gate Decomposition for Depth-Optimal Technology in LUT-based FPGA Designs
Via design rule consideration in multi-layer maze routing algorithms Read more about Via design rule consideration in multi-layer maze routing algorithms
Optimal FPGA Mapping and Retiming with Efficient Initial State Computation Read more about Optimal FPGA Mapping and Retiming with Efficient Initial State Computation
An Efficient Approach To Multilayer Layer Assignment With An Application To Via Minimization Read more about An Efficient Approach To Multilayer Layer Assignment With An Application To Via Minimization
Theory and Algorithm of Local-Refinement-Based Optimization with Application to Device and Interconnect Sizing Read more about Theory and Algorithm of Local-Refinement-Based Optimization with Application to Device and Interconnect Sizing
Efficient Algorithms for the Minimum Shortest Path Steiner Arborescence Problem with Applications to VLSI Physical Design Read more about Efficient Algorithms for the Minimum Shortest Path Steiner Arborescence Problem with Applications to VLSI Physical Design
